Abstract
Architectural considerations for a multiple-instruction, single-data-based optoelectronic central processing unit operating at 107 instructions per second are detailed. Central to the operation of this device is a giant fiber-optic content-addressable memory in a programmable logic array configuration. The design includes four instructions and emphasizes the fan-in and fan-out capabilities of optical systems. Interconnection limitations and scaling issues are examined.
© 1987 Optical Society of America
Full Article | PDF ArticleMore Like This
Nevine Michael and Raymond Arrathoon
Appl. Opt. 36(8) 1718-1725 (1997)
Seiji Fukushima and Takashi Kurokawa
Opt. Lett. 12(11) 965-967 (1987)
Nabil H. Farhat
Opt. Lett. 12(6) 448-450 (1987)