In recent years, limitations in optical lithography have challenged the cost-effective manufacture of nano- and microelectronic chips. Spatially regular designs have been introduced to improve manufacturability. However, regular designed layouts typically require an interference step followed by a trim step. These multiple steps increase cost and reduce yield. In the present work, Pattern-Integrated Interference Lithography (PIIL) is introduced to address this problem. PIIL is the integration of interference lithography and superposed pattern mask imaging, combining the interference and the trim into a single-exposure step. Example PIIL implementations and experimental demonstrations are presented. The degrees of freedom associated with the source, pattern mask, and Fourier filter designs are described.
©2012 Optical Society of America
1. Optical lithography: state-of-the-art and future challenges
Over the past 40 years, the increasing need for faster, lower power-consuming, and cost-effective integrated circuits (ICs) has forced the semiconductor industry to decrease circuit size and increase transistor density. The critical dimension (CD), the smallest size feature that a lithography system can print, is given by the well-known variation of the Rayleigh’s formula,, where the k1 factor depends on the imaging process, is the source wavelength in vacuum, and is the numerical aperture . Advances in optical lithography have enabled the researchers and semiconductor industry to decrease considerably the CD through these three parameters. Ultraviolet (UV) exposure wavelengths have been reduced to 193nm and 157nm, while an extreme UV (EUV) exposure wavelength at 13.5nm is now being considered to produce sub-50nm features [2–5]. Using high refractive index fluids between the optics and the wafer, immersion lithography has pushed NA beyond its “dry” upper limit of 1.0 [6,7]. The k1 factor has been continuously reduced due to photoresist improvements and resolution enhancement techniques (RETs) . RETs include off-axis illumination [9,10], polarized illumination , optical proximity correction (OPC) , sub-resolution assist features , source-mask optimization , alternating phase-shifting masks (AltPSMs) and attenuated phase-shifting masks [15–17], double exposure (DE) [18,19], double patterning (DP) , and self-aligned double patterning (SADP) . Now that conventional lithography is reaching its limit, further improvements to reduce circuit size in the sub-100nm regime are becoming increasingly challenging.
First, short wavelengths are economically doubtful. EUV source power and lifetime raise concerns about sufficient wafer throughput and cost of ownership [22,23]. Developing satisfactory UV optics becomes also more complex as high quality growth, excellent refractive index homogeneity, satisfactory transparent materials, and optical coatings with sufficient durability, smoothness and antireflective properties are required [23,24]. Faster degradation of UV photomasks is another significant challenge. Protection, handling, storage, inspection, and repair of UV and EUV photomasks have become major concerns as no tolerance for particle contamination is allowable [22,24]. At EUV wavelength exposure, photoresist materials need also to be improved in terms of sensitivity, resolution, and line edge roughness . In addition, aggressive RETs such as AltPSM or OPC are not compliant with arbitrary layout topologies, imposing specific design restrictions that significantly impact the chip layout . This layout complexity, in turn, tends to create failures in the circuit, requiring rework of chip design . As a result, RETs have led to complex and expensive photomasks .
The semiconductor industry has experienced a dramatic growth, in large part due to optical lithography’s low cost of ownership and operation. However, increasing the density of transistors in nano- and microelectronic devices is becoming more and more expensive. Low-volume-production markets, such as application-specific integrated circuits, system on a chip, and photonics need a more cost-effective process. Thus new alternative approaches must be seriously considered.
2. Gridded design rules
A possible path toward a lithography-friendly process is to use extensively the design for manufacturing (DfM) concepts that aim at improving the printability and the manufacturability of a design. Liebmann et al.  suggested the use of radical design restrictions (RDR) to reduce the design complexity and dependence on aggressive RETs. Compared to conventional design rules, RDR have been shown to provide smaller linewidth variation; reduced sensitivity to variation of focus; simpler layout modifications; easier generation, inspection, and use of strong RETs; and no area penalty for simple structures, such as inverters or nands [28,29]. Through proper optimizations, logic and memory chip designs based on RDR have been demonstrated to have smaller circuit area and improved performance [26,30]. RDR have been further pushed to 1D gridded design rules (GDR), referring to a highly regular design with common orientation and pitch in 1D [21,31]. Although GDR add more design restrictions than RDR, 2D random layouts of six-transistor static random-access memory (SRAM) bitcells and logic functions have been successfully converted into highly regular 1D layout, leading to better uniformity and performance [31,32]. Due to their inherent advantages, Intel and IBM have begun to adopt RDR and GDR in their most advanced designs [25,33].
Fabrication of 1D GDR-based layouts can be performed by using IL  or AltPSM [27,34]. Double-step techniques together with DE, DP, and SADP have been added to the ITRS roadmap for both near-term and long-term potential solutions as well [19,21,22]. Yet, integrating a functional pattern within a 1D periodic structure requires a supplementary trim exposure step. These multiple-exposure approaches present serious challenges including overlay (mask-to-image and mask-to-mask matching and alignment), CD changes, and processing time [19,22]. Also, the cost associated with supplementary steps will dramatically increase. According to the ITRS Executive Summary, “lithography cost will almost double” with DP or DE, and possibly triple when the additional trim exposure is taken into account. Therefore, there is a significant need for a cost-effective lithography technique that produces highly regular patterns with embedded non-periodic elements in a single-exposure step.
3. Pattern-Integrated Interference Lithography
To address the above requirements, we recently introduced Pattern-Integrated Interference Lithography (PIIL) . PIIL is the integration of superposed pattern imaging with IL, enabling the single-exposure fabrication of multi-dimensional periodic structures with integrated non-periodic mask elements.
The last column of Table 1 lists four example layer designs of a 1D regular-pitch SRAM bitcell proposed by Greenway et al. . While these layouts were initially designed for DE or DP techniques, they are now appropriate for PIIL as well. The interference patterns required for four representative layers are listed in the second column of Table 1. The polysilicon and first metal layers are based on 1D gratings produced by two-beam PIIL, while the first and second via layers are based on 2D periodic structures produced by three-beam PIIL. Furthermore, periodicities, plane group symmetries, linewidth, contrast, as well as motif sizes and shapes can be controlled through judicious adjustment of the beam amplitudes and polarizations, wavevector orientations, exposure dose, and photoresist threshold [36,37]. Modification of the interference pattern also requires a blocking pattern mask, whose integration within the periodic structure can be improved through proper mask design optimization. Examples of geometric-minimum-size and geometric-maximum-size non-periodic blocking pattern designs are shown in Table 1. Mask design optimization will be further discussed in the next section. Shown in the last column of Table 1 are the resulting SRAM exposures, where the blocking elements have prevented the formation of specific portions of the interference fringes or motifs, effectively trimming the periodic pattern.
Therefore, PIIL is a promising method for a fast and cost-effective fabrication of GDR-based semiconductor devices in a single-exposure step, thereby reducing the number of lithographic steps and thus mitigating the associated alignment, processing, and yield issues.
4. PIIL implementation: Pattern-Integrated Interference Exposure System
Implementation of PIIL as a Pattern-Integrated Interference Exposure System (PIIES) has been recently demonstrated and applied to photonic-crystal device fabrication [38,39]. PIIES incorporates a projection imaging capability in a novel three-beam interference configuration as depicted in Fig. 1 (the third wavevector, k3, is not represented for clarity but is parallel to k1 and k2 and lies out of the plane of the page).
The illumination system and the compound objective lens are the two main elements of the PIIES. The present illumination system is composed of three mutually coherent laser beams, three expander lenses, and a condenser lens. In order to facilitate alignment, the expander lenses focus the multiple beams at the condenser lens front focal plane, thus providing multiple coherent beams that illuminate the blocking pattern mask. The polarization and amplitude of each beam can be individually adjusted upstream using a configuration that is not represented in Fig. 1 . The area of overlap of the three expanded beams on the blocking pattern mask is maximized by placing the pattern mask plane at the condenser lens back focal plane. The compound objective lens consists of two large diameter aspheric lenses arranged in a 4f configuration. Its purpose is two-fold. The compound objective lens collimates, at the wafer plane, portions of the multiple beams that pass through the transparent areas of the blocking pattern mask. These unperturbed beams interfere and produce a uniform-periodic interference pattern at the wafer plane. For each beam, the PIIES compound objective lens also images the blocking elements at the wafer plane. The blocking elements, reduced by a factor where m is the magnification due to the compound objective lens, prevent the formation of specific portions of the interference fringes or motifs. Single-exposure fabrication through PIIES of 2D square-lattice interference patterns with integrated elements, such as a cavity and a waveguide, have been demonstrated as depicted in Fig. 2 and Fig. 3 .
In order to improve the integrated projection-imaging capability, more refined optical systems may be designed to produce higher-quality collimated interfering beams at the wafer plane. In practice, PIIL should be capable of similar CD feature sizes as conventional optical lithography with proper NA and source wavelength. Furthermore, the present PIIES configuration can be modified to enhance the system printability through optimization of the sources at the aperture source plane, spatial filters at the pattern mask plane and spatial-frequency filters at the Fourier plane. Taken together, the source, the pattern mask, and the Fourier filter provide multiple degrees of freedom in the design of the lithography system.
4.1. Aperture source plane
As an element of the illumination system, the aperture source plane plays a fundamental role in the formation of the interference pattern and the integration of the illuminated blocking elements. In order to define a desired interference-pattern periodicity a at the wafer plane, the incidence angle of the beams with respect to the wafer-plane normal can be modified by adjusting the common beam displacement dbeam at the aperture source plane. Source positions at the aperture source plane also determine the wavevector configuration at the wafer plane and, therefore, the plane group symmetry of the resulting interference pattern. For the two-dimensional interference patterns required for the first and second via layer examples in the first column of Table 1, square motifs are desired. Through judicious selection of individual-beam polarizations, amplitudes, and phases, recent research has shown that motif geometries that vary between a circle and square can be obtained . Of course, the resulting patterns may vary from the ideal square geometry provided that the resulting electrical characteristics of the bitcell meet the IC performance requirements.
In the present PIIES configuration, multiple highly coherent beams illuminate the blocking pattern mask. However, coherent illumination is particularly sensitive to optical imperfections, and may lead to speckle due to surface roughness and “ringing” effects at the edge of a projected mask feature . Thus blocking elements illuminated by coherent light may distort the formation of the nearest-neighbor fringes or motifs in the interference pattern when projected. Partially coherent illumination mitigates these effects and may improve the integration of the blocking pattern within the interference pattern. In the present PIIES configuration, partial coherence can be introduced by adjusting the position of expander lenses while collimation of the interfering beams at the wafer plane is maintained through proper arrangement of PIIES objective lenses. However, the area of interference at the wafer plane may be reduced since it is proportional to the collimated beam diameter D, which is related to the size of the source at the aperture source plane.
4.2. Pattern mask plane
The aim of PIIL is to prevent the formation of specific portions of the interference pattern. Analogous to OPC, modification of the interference pattern can be improved by considering blocking pixels with modified shapes (e.g. squares, circles, diamonds, octagons, stars, etc.) and features with adjusted size (e.g. oversize or undersize). More generally, RETs-optimized designs that are more amenable to GDR-based layouts may be considered to enhance PIIL performance. An appropriate merit function, typically a combination of performance metrics, such as the intensity and lattice-vector metrics for unaltered and altered interference pattern presented in , would describe the integration of the mask pattern. This merit function would be minimized using a standard optimization procedure such as simulated annealing or the genetic algorithm.
4.3. Fourier plane
4.3.1. Periodic-cell circuit
Due to the two-dimensional periodic repetition of bitcells in the example SRAM designs shown in Table 1, the spatial frequencies corresponding to these periodicities (typically much larger than the interference periodicities) occur at discrete locations in the Fourier plane of each beam. A filter in the Fourier plane can efficiently use this periodicity to improve further the modified interference pattern at the wafer plane. The physical positions xf and yf as measured in the Fourier plane are related to the spatial frequencies in the mask plane through and. The blocking elements in the pattern mask, of course, are also repeated with the same periodicities. In the wafer plane, the residual light at the locations of the blocking elements due to diffraction can be further attenuated by judicious spatial filtering in the Fourier plane. Thus the contrast and resolution in the wafer plane interference image can be enhanced. The distribution of attenuating elements in the Fourier plane that is needed to reduce the light associated with blocking elements in the pattern mask plane is shown schematically in Fig. 4 . In the Fourier plane, due to the periodic repetition of bitcells in the SRAM design, the attenuating elements occur at the fundamental spatial frequency and harmonics of the fundamental as shown in Fig. 4. The relatively large period in the x direction in the example SRAM design in Table 1 produces the relatively small spatial frequency fx in the x direction. Likewise, the small period in the y direction produces the large value of fy.
The use of a Fourier filter can increase the contrast and resolution achievable at the wafer plane over that which is obtained without a filter. Of course, blocking a pattern that occurs in each bitcell in the pattern mask also blocks the same periodic pattern in the desired wafer plane image. The effectiveness of the Fourier filter will be greatest when the blocking pattern (with bitcell periodicity) in the pattern mask differs from the desired circuit pattern (with bitcell periodicity) to the largest extent possible. Thus, in this case, the Fourier components associated with the blocking pattern differ significantly from those of the desired circuit pattern and these unwanted Fourier components can be attenuated in the Fourier plane with a suitable Fourier filter. Using standard optimization methods, Fourier filters (magnitude and phase) can be designed to enhance maximally the set of characteristics needed in the wafer plane which again would be typically described by the appropriate merit function introduced above. The optimal Fourier filter can be determined by numerically calculating the Fourier transform of the blocking pattern in the mask plane. Alternatively, it can be constructed by inserting a negative of the blocking pattern (transparent at the blocked pixels and opaque elsewhere) in the mask plane and suitably recording the Fourier transform amplitude pattern in the Fourier plane. Subsequently that recording can be used as the Fourier filter in the Fourier plane.
4.3.2. Non-periodic cell circuit
In the case when the circuit is not periodic, there will no longer be distinct spatial frequency locations in the Fourier plane that correspond to circuit periodicities. The two-dimensional Fourier transform will be continuous in nature and spread over the Fourier spatial-frequency plane. For this situation, the form of a useful Fourier filter is less obvious. The spatial frequencies to be attenuated will be overlapping with the spatial frequencies to be passed. Nevertheless, using the same standard optimization methods and merit function mentioned above, a Fourier filter (magnitude and phase) can again be designed to enhance the characteristics desired in the wafer plane. The level of improvement with a Fourier filter would be dependent case-by-case on the particular circuit configuration. As before, the optimal Fourier filter could be determined by numerically calculating the Fourier transform of the blocking pattern in the mask plane. Also, as before, it could be constructed by inserting a negative of the blocking pattern in the mask plane and suitably recording the Fourier transform amplitude pattern.
5. PIIL implementation: diffractive photo-mask
In spite of PIIES capability to modify interference pattern selectively, the present PIIES configuration may have interferometric stability issues due to its opto-mechanical components and positioners. The PIIES is appropriate for development, prototyping, and small-volume manufacture but may be less suitable for large-volume production of GDR-based semiconductor devices. To address this issue, we consider a diffractive photo-mask (DPM) as an alternative approach for cost-effective fabrication of semiconductor devices in a commercial setting .
An example DPM consists of a holographic recording substrate together with a zero-order beam blocking element in its center. As depicted in Fig. 5(a) , the DPM is placed between the PIIES second objective lens and the wafer plane. Also, a reference beam derived from the same laser source as the PIIES beams is focused at the front focal plane of the second objective lens using an additional lens and a beam-splitting pellicle. The reference beam is therefore collimated at the DPM where the integrated-pattern-mask information of the PIIES multiple beams are incident. Once the holographic recording is processed, appropriate illumination of the DPM by a collimated reference beam reproduces the original PIIES beams whereas the reference beam is blocked by the zero-order beam blocking element, as depicted in Fig. 5(b). The reproduced beams will, in turn, create the designed pattern-integrated optical-intensity distribution.
A DPM would have several advantages over the PIIES. First, the DPM is phase-locked and thus is more interferometrically stable. Second, the position of the integrated-blocking-elements relative to the interference remains unchanged for each new exposure. Third, there is no metallic pattern prone to degrade upon repeated exposure like in contact lithography. All the diffractive elements are at the top of the DPM and/or within the DPM. Consequently, the DPM provides a simple and cost-effective method for large-volume single-exposure fabrication of GDR-based semiconductor devices.
6. Summary and discussion
For the past forty years, the semiconductor industry has been capable of increasing the transistor density significantly due to optical lithography performance. As conventional lithography is reaching its limit, EUV exposure wavelengths, immersion lithography, and aggressive RETs are being considered to produce ever smaller semiconductor devices. However, these methods are extremely challenging and economically doubtful, raising concerns particularly for low-volume-production markets that require cost-effective techniques. Alternative DfM approaches, such as RDR and GDR, have been demonstrated to provide less design failures, easier implementation of strong RETs, as well as improved performance compared to 2D random layouts. Semiconductor industry leaders Intel and IBM have started to adopt GDR in their device designs. Fabrication of GDR-based layouts, however, requires multiple-exposure steps techniques that raise concerns regarding overlay, processing time, and supplementary costs.
We address this issue by presenting PIIL, a potentially simple, fast, and cost-effective fabrication technique for GDR-based logic or memory chips. PIIL enables, through the integration of superposed pattern imaging with IL, the selective modification of 1D or 2D interference patterns. PIIL has been implemented in a PIIES that incorporates a projection imaging capability in a novel three-beam interference configuration. Experimental fabrication of pattern-integrated periodic structures in a single-exposure step has been demonstrated. In addition, large-volume production of GDR-based devices in a commercial setting could take advantage of the proposed DPM, a more interferometrically stable PIIL implementation.
Specific control of the PIIES beam amplitudes, polarizations, and directions at the aperture source plane allows for a wide range of periodicities, plane group symmetries, and contrast, as well as various motif sizes and shapes. Integration of a blocking pattern design may be enhanced through partially coherent illumination, optimization of the blocking pattern mask and Fourier filter. These optimizations can be performed separately and then combined. However, this may not yield an overall optimization of the aerial image characteristics needed at the wafer plane. The best blocking pattern mask and the best Fourier filter individually found may not yield the overall best performance. To achieve a global optimization of the image at the wafer plane these individual optimization processes would be combined into a single overall global optimization. Thus the features in the pattern mask plane and the features in the Fourier plane are simultaneously and jointly optimized in this global process. Further, if other than point sources are used in the aperture source plane, the shapes and sizes of these sources can also be optimized separately or included in a global three-way source-mask-filter optimization.
In constructing GDR-based devices, the interference recording step and the trim step have always been considered to be separate, distinct steps. PIIL is “unexpected” in that it combines these steps which in the past have been considered to be mutually exclusive. They have been viewed as inherently differing steps, in part, because interference and imaging cannot be done simultaneously perfectly. There is an inherent trade-off between them. However, in practice, it has been shown that interference and imaging can be done simultaneously to a high level of fidelity. Thus the theoretical limitation is not a practical limitation. In PIIL, neither interference nor imaging is done perfectly. However, in periodic-pattern-based devices inherently imperfect-quality interference and imaging can be completely acceptable in terms of resulting device performance.
In summary, combining processing steps can make manufacturing simpler and reduce costs. In addition, the degrees of freedom associated with the source, pattern mask, and Fourier filter provide broad design flexibility. Thus PIIL offers a potentially simple, fast, and cost-effective lithographic technique for regular-layout nano- and microelectronics chips.
This work was supported National Science Foundation in part by grant no. ECCS 0925119
References and links
1. J. R. Sheats and B. W. Smith, Microlithography: Science and Technology (Marcel Dekker, 1998).
2. M. S. Hibbs and R. R. Kunz, “193-nm full-field step-and-scan prototype at MIT Lincoln Lab,” Proc. SPIE 2440, 40–48 (1995). [CrossRef]
3. T. M. Bloomstein, M. W. Horn, M. Rothschild, R. R. Kunz, S. T. Palmacci, and R. B. Goodman, “Lithography with 157 nm lasers,” in 41st International Conference on Electron, Ion, and Photon Beams Technology and Nanofabrication, (AIP, 1997), pp. 2112–2116.
5. H. H. Solak, C. David, J. Gobrecht, V. Golovkina, F. Cerrina, S. O. Kim, and P. F. Nealey, “Sub-50 nm period patterns with EUV interference lithography,” Microelectron. Eng. 67–68, 56–62 (2003). [CrossRef]
6. M. Switkes and M. Rothschild, “Resolution enhancement of 157 nm lithography by liquid immersion,” Proc. SPIE 4691, 459–465 (2002). [CrossRef]
7. B. W. Smith, A. Bourov, H. Y. Kang, F. Cropanese, Y. F. Fan, N. Lafferty, and L. Zavyalova, “Water immersion optical lithography at 193 nm,” J. Microlithogr., Microfabr., Microsyst. 3, 44–51 (2004).
8. A. Yen, S. S. Yu, J. H. Chen, C. K. Chen, T. S. Gau, and B. J. Lin, “Low-k1 optical lithography for 100 nm logic technology and beyond,” J. Vac. Sci. Technol. B 19(6), 2329–2334 (2001). [CrossRef]
9. C. A. Mack, “Off-axis illumination,” Microlithogr. World 12, 14–16 (2003).
10. K. Kamon, T. Miyamoto, Y. Myoi, H. Nagata, and M. Tanaka, “Photolithography system using modified illumination,” Jpn. J. Appl. Phys. 32(Part 1), 239–243 (1993). [CrossRef]
11. B. J. Lin, “Simulation of optical projection with polarization-dependent stray light to explore the difference between dry and immersion lithography,” J. Microlithogr., Microfabr., Microsyst. 3, 9–20 (2004).
12. N. Cobb, A. Zakhor, and E. Miloslavsky, “Mathematical and CAD framework for proximity correction,” Proc. SPIE 2726, 208–222 (1996). [CrossRef]
13. J. F. Chen, K. Wampler, and T. L. Laidig, “Optical proximity correction method for intermediate-pitch features using sub-resolution scattering bars on a mask ” U.S. Patent no. 5,821,014 (1998).
14. A. E. Rosenbluth, S. Bukofsky, M. Hibbs, K. F. Lai, A. Molless, R. N. Singh, and A. Wong, “Optimum mask and source patterns to print a given shape,” Proc. SPIE 4346, 486–502 (2001). [CrossRef]
15. M. D. Levenson, N. S. Viswanathan, and R. A. Simpson, “Improving resolution in photolithography with a phase-shifting mask,” IEEE Trans. Electron. Dev. 29(12), 1828–1836 (1982). [CrossRef]
16. L. Liebmann, I. Graur, W. Leipold, J. Oberschmidt, D. O'Grady, and D. Regaill, “Alternating phase shifted mask for logic gate levels, design and mask manufacturing,” Proc. SPIE 3679, 27–37 (1999). [CrossRef]
17. B. J. Lin, “The attenuated phase-shifting mask,” Solid State Technol. 35, 43–47 (1992).
18. M. Fritze, T. M. Bloomstein, B. Tyrrell, T. H. Fedynyshyn, N. N. Efremow Jr, D. E. Hardy, S. Cann, D. Lennon, S. Spector, M. Rothschild, and P. Brooker, “Hybrid optical maskless lithography: scaling beyond the 45 nm node,” J. Vac. Sci. Technol. B 23(6), 2743–2748 (2005). [CrossRef]
19. Y. Wei, “Double exposure and double patterning,” in Advanced Processes for 193-nm Immersion Lithography, R. L. Brainard, ed. (SPIE, 2009), pp. 215–255.
20. M. Maenhoudt, J. Versluijs, H. Struyf, J. Van Olmen, and M. Van Hove, “Double patterning scheme for sub-0.25 k1 single damascene structures at NA=0.75, λ=193nm,” Proc. SPIE 5754, 1508–1518 (2004). [CrossRef]
21. M. C. Smayling, C. Bencher, H. D. Chen, H. Dai, and M. P. Duane, “APF pitch-halving for 22 nm logic cells using gridded design rules,” Proc. SPIE 6925, 69251E, 69251E-8 (2008). [CrossRef]
22. “International Technology Roadmap for Semiconductors - Lithography,” (www.itrs.net, 2011).
23. B. J. Lin, “Lithography for manufacturing of sub-65nm nodes and beyond,” in IEEE International Electron Devices Meeting 2005, Technical Digest (IEEE, 2005), pp. 53–56.
24. M. Rothschild, T. M. Bloomstein, T. H. Fedynyshyn, R. R. Kunz, V. Liberman, M. Switkes, N. N. Efremow Jr, S. T. Palmacci, J. H. C. Sedlacek, D. E. Hardy, and A. Grenville, “Recent trends in optical lithography,” Lincoln Lab. J. 14, 221–236 (2003).
25. L. Liebmann, A. Barish, Z. Baum, H. Bonges, S. Bukofsky, C. Fonseca, S. Halle, G. Northrop, S. Runyon, and L. Sigal, “High-performance circuit design for the RET-enabled 65nm technology node,” Proc. SPIE 5379, 20–29 (2004). [CrossRef]
26. T. Jhaveri, V. Rovner, L. Pileggi, A. J. Strojwas, D. Motiani, V. Kheterpal, T. Kim Yaw, T. Hersan, and D. Pandini, “Maximization of layout printability/manufacturability by extreme layout regularity,” J. Microlithogr., Microfabr., Microsyst. 6, 031011 (2007).
27. M. Fritze, B. Tyrrell, R. D. Mallen, B. Wheeler, P. D. Rhyins, and P. M. Martin, “Dense only phase shift template lithography,” Proc. SPIE 5042, 15–29 (2003). [CrossRef]
28. L. Liebmann, G. Northrop, J. Culp, L. Sigal, A. Barish, and C. Fonseca, “Layout optimization at the pinnacle of optical lithography,” Proc. SPIE 5042, 1–14 (2003). [CrossRef]
29. M. Lavin, F.-L. Heng, and G. Northrop, “Backend CAD flows for 'restrictive design rules',” in IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD (IEEE, 2004), pp. 739–746.
30. J. Wang, A. K. Wong, and E. Y. Lam, “Standard cell design with resolution-enhancement-technique-driven regularly placed contacts and gates,” J. Microlithogr., Microfabr., Microsyst. 4, 013001 (2005).
31. M. C. Smayling, H.- Liu, and L. Cai, “Low k1 logic design using gridded design rules,” Proc. SPIE 6925, 69250B, 69250B-7 (2008). [CrossRef]
32. R. T. Greenway, R. Hendel, K. Jeong, A. B. Kahng, J. S. Petersen, Z. Rao, and M. C. Smayling, “Interference assisted lithography for patterning of 1D gridded design,” Proc. SPIE 7271, 72712U, 72712U-11 (2009). [CrossRef]
33. C. Webb, “45nm design for manufacturing,” Intel Technol. J. 12, 121–130 (2008).
34. A. Suzuki, K. Saitoh, and M. Yoshii, “Multilevel imaging system realizing k1=0.3 lithography,” Proc. SPIE 3679, 396–407 (1999). [CrossRef]
35. G. M. Burrow and T. K. Gaylord, “Apparatus and method for photolithographic projection exposure for fabrication of one-, two-, and three-dimensional periodic structures with or without integrated patterns,” U.S. Patent Application Publication no. 2012/0081687 (2011).
38. G. M. Burrow, M. C. R. Leibovici, and T. K. Gaylord, “Pattern-integrated interference lithography: single-exposure fabrication of photonic-crystal structures,” Appl. Opt. 51(18), 4028–4041 (2012). [CrossRef] [PubMed]
41. G. M. Burrow and T. K. Gaylord, “Constrained parametric optimization of point geometries in multi-beam-interference lithography,” in Frontiers in Optics, Technical Digest (CD) (Optical Society of America, 2010), paper FWS3.
42. J. W. Goodman, Introduction to Fourier Optics, (McGraw-Hill, 1968.)
43. G. M. Burrow and T. K. Gaylord, “Diffractive photo-mask and methods of using and fabricating the same,” U.S. Patent Application Publication no. 2012/0082943 (2011).