R. D. Stieger, “Optical communication system with variable error correction coding,” Blakely, Sokolof, Taylor & Zafman LLP, US Patent Application Publication US 2003/0005385 A1, (2003).
A. Voicila, D. Declercq, F. Verdier, M. Fossorier, and P. Urard, “Low-complexity, low-memory EMS algorithm for non-binary LDPC codes,” in Proc. Int. Conf. on Commun., (Institute of Electrical and Electronics Engineers, Glasgow, Scotland, 2007), pp. 671–676.
R.-H. Peng, and R.-R. Chen, “Design of nonbinary LDPC codes over GF(q) for multiple-antenna transmission,” in Proc. Military Commun. Conf., (Institute of Electrical and Electronics Engineers, Washington, DC, 2006), pp. 1–7.
R.-H. Peng and R.-R. Chen, “Application of nonbinary LDPC cycle codes to MIMO channels,” IEEE Trans. Wireless Commun. 7–6, 2020–2026 (2008).
I. B. Djordjevic, M. Cvijetic, L. Xu, and T. Wang, “Proposal for beyond 100 Gb/s optical transmission based on bit-interleaved LDPC-coded modulation,” IEEE Photon. Technol. Lett. 19–12, 874–876 (2007).
M. Arabaci, I. B. Djordjevic, R. Saunders, and R. M. Marcoccia, “Rate-Adaptive Non-binary-LDPC-Coded Polarization-Multiplexed Multilevel Modulation with Coherent Detection for Optically-Routed Networks,” in Proc. Int. Conf. on Transparent Optical Networks (ICTON), (Institute of Electrical and Electronics Engineers, Azores, Portugal, 2009), Paper no. Tu.B2.2.
A. J. Blanksby and C. J. Howland, “A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity check code decoder,” IEEE J. Solid-State Circuits 37–3, 404–412 (2002).
Z. Wang and Z. Cui, “Low-complexity high-speed decoder design for quasi-cyclic LDPC codes,” IEEE Trans. on Very Large Scale Integ. (VLSI) Syst. 15–1, 104 −114 (2007).
C. P. Fewer, M. F. Flanagan and A. D. Fagan “A versatile variable rate LDPC codec architecture,” IEEE Trans. Circuits Syst. I 54–10, 2240–2251 (2007).
A. J. de Lind Van Wijngaarden, R. C. Giles, S. K. Korotky, and X. Liu, “Rate-adaptive forward error correction for optical transport systems,” Lucent Technologies, Inc., US Patent Application Publication US 2009/0044079 A1, (2009).
O. Grestel, L. Paraschis, and P. Lothberg, “Variable forward error correction for optical communication links,” Cisco Technology, Inc., US Patent Application Publication US 2008/0256421 A1, (2008).
S. Lin, and D. J. Costello, Jr., Error Control Coding: Fundamentals and Applications (Prentice Hall, 2004).
M. C. Davey, Error-Correction using Low-Density Parity-Check Codes, Ph.D. dissertation, (University of Cambridge, 1999).
D. Declercq and M. Fossorier, “Decoding algorithms for nonbinary LDPC codes over GF(q),” IEEE Trans. Commun. 55–4, 633–643 (2007).
C. Spagnol, W. Marnane, and E. Popovici, “FPGA Implementations of LDPC over GF(2m) Decoders,” in IEEE Workshop on Signal Proc. Sys. (Institute of Electrical and Electronics Engineers, Shanghai, China, 2007), pp. 273–278.
M. P. C. Fossorier, “Quasi-cyclic low-density parity-check codes from circulant permutation matrices,” IEEE Trans. Inform. Theory 50–8, 1788–1793 (2004).
M. Arabaci, I. B. Djordjevic, R. Saunders, and R. M. Marcoccia, “High-rate non-binary regular quasi-cyclic LDPC codes for optical communications,” J. Lightwave Technol. 27–23, 5261–5267 (2009).
T. Mizuochi, and Y. Miyata, “LDPC-based advanced FEC for 100 Gbps transmission,” in Digest of the IEEE/LEOS Summer Topical Meetings, (Institute of Electrical and Electronics Engineers, Acapulco, Mexico, 2008), pp. 33–34.
M. M. Mansour and N. R. Shanbhag, “High-throughput LDPC decoders,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 11–6, 976–996 (2003).
M. Rovini, N. E. L’Insalata, F. Rossi, and L. Fanucci, “VLSI design of a high-throughput multi-rate decoder for structured LDPC codes,” in Proc. 8th Euromicro Conf. on Digital System Design, (Institute of Electrical and Electronics Engineers, Porto, Portugal, 2005), pp. 202–209.