T. Tanemura, K. Takeda, and Y. Nakano, “320-Gbps wavelength-multiplexed 1x5 optical packet switching using broadband InP phased-array switch,” OFC 2009, OMU3 (2009).
A. Shinya, S. Matsuo, T. Yosia, T. Tanabe, E. Kuramochi, T. Sato, T. Kakitsuka, and M. Notomi, “All-optical on-chip bit memory based on ultra high Q InGaAsP photonic crystal,” Opt. Exp. 16(23), 19382–19387 (2008).
[Crossref]
S. Tanaka, S.-H. Jeong, S. Yamazaki, S. Tomabechi, A. Uetake, M. Ekawa, and K. Morito, “Polarization-insensitive monolithically-integrated 8:1 SOA gate switch with large gain and high extinction ratio,” OFC 2008, OWE2 (2008).
T. Tanemura, M. Takenaka, A. Abdullah, K. Takeda, T. Shioda, M. Sugiyama, and Y. Nakano, “Design and fabrication of integrated 1×5 optical phased array switch on InP,” LEOS 2007, 780–781 (2007).
K. Shimomura and Y. Kawakita, “Wavelength selective switch using arrayed waveguides with linearly varying refractive index distribution,” IPAP Books 2, 341–354 (2005).
Z. Jin and G. Peng, “Designing optical switches based on silica multimode interference devices,” PIER 2005, 58–61 (2005).
R. Takahashi, T. Nakahara, K. Takahata, H. Takenouchi, T. Yasui, N. Kondo, and H. Suzuki, “Ultrafast optoelectronic packet processing for asynchronous, optical-packet-switched networks,” J. Opt. Netw. 3(12), 914–930 (2004).
[Crossref]
R. M. Jenkins, J. M. Heaton, D. R. Wight, J. T. Parker, J. C. H. Birbeck, G. W. Smith, and K. P. Hilton, “Novel 1×N and N×N integrated optical switches using self-imaging multimode GaAs/AlGaAs waveguides,” Appl. Phys. Lett. 64(6), 684–686 (1994).
[Crossref]
R. Ulrich and G. Ankele, “Self-imaging in homogeneous planar optical waveguides,” Appl. Phys. Lett. 27(6), 337–339 (1975).
[Crossref]
T. Tanemura, M. Takenaka, A. Abdullah, K. Takeda, T. Shioda, M. Sugiyama, and Y. Nakano, “Design and fabrication of integrated 1×5 optical phased array switch on InP,” LEOS 2007, 780–781 (2007).
R. Ulrich and G. Ankele, “Self-imaging in homogeneous planar optical waveguides,” Appl. Phys. Lett. 27(6), 337–339 (1975).
[Crossref]
R. M. Jenkins, J. M. Heaton, D. R. Wight, J. T. Parker, J. C. H. Birbeck, G. W. Smith, and K. P. Hilton, “Novel 1×N and N×N integrated optical switches using self-imaging multimode GaAs/AlGaAs waveguides,” Appl. Phys. Lett. 64(6), 684–686 (1994).
[Crossref]
S. Tanaka, S.-H. Jeong, S. Yamazaki, S. Tomabechi, A. Uetake, M. Ekawa, and K. Morito, “Polarization-insensitive monolithically-integrated 8:1 SOA gate switch with large gain and high extinction ratio,” OFC 2008, OWE2 (2008).
R. M. Jenkins, J. M. Heaton, D. R. Wight, J. T. Parker, J. C. H. Birbeck, G. W. Smith, and K. P. Hilton, “Novel 1×N and N×N integrated optical switches using self-imaging multimode GaAs/AlGaAs waveguides,” Appl. Phys. Lett. 64(6), 684–686 (1994).
[Crossref]
R. M. Jenkins, J. M. Heaton, D. R. Wight, J. T. Parker, J. C. H. Birbeck, G. W. Smith, and K. P. Hilton, “Novel 1×N and N×N integrated optical switches using self-imaging multimode GaAs/AlGaAs waveguides,” Appl. Phys. Lett. 64(6), 684–686 (1994).
[Crossref]
R. M. Jenkins, J. M. Heaton, D. R. Wight, J. T. Parker, J. C. H. Birbeck, G. W. Smith, and K. P. Hilton, “Novel 1×N and N×N integrated optical switches using self-imaging multimode GaAs/AlGaAs waveguides,” Appl. Phys. Lett. 64(6), 684–686 (1994).
[Crossref]
S. Tanaka, S.-H. Jeong, S. Yamazaki, S. Tomabechi, A. Uetake, M. Ekawa, and K. Morito, “Polarization-insensitive monolithically-integrated 8:1 SOA gate switch with large gain and high extinction ratio,” OFC 2008, OWE2 (2008).
Z. Jin and G. Peng, “Designing optical switches based on silica multimode interference devices,” PIER 2005, 58–61 (2005).
A. Shinya, S. Matsuo, T. Yosia, T. Tanabe, E. Kuramochi, T. Sato, T. Kakitsuka, and M. Notomi, “All-optical on-chip bit memory based on ultra high Q InGaAsP photonic crystal,” Opt. Exp. 16(23), 19382–19387 (2008).
[Crossref]
K. Shimomura and Y. Kawakita, “Wavelength selective switch using arrayed waveguides with linearly varying refractive index distribution,” IPAP Books 2, 341–354 (2005).
R. Takahashi, T. Nakahara, K. Takahata, H. Takenouchi, T. Yasui, N. Kondo, and H. Suzuki, “Ultrafast optoelectronic packet processing for asynchronous, optical-packet-switched networks,” J. Opt. Netw. 3(12), 914–930 (2004).
[Crossref]
A. Shinya, S. Matsuo, T. Yosia, T. Tanabe, E. Kuramochi, T. Sato, T. Kakitsuka, and M. Notomi, “All-optical on-chip bit memory based on ultra high Q InGaAsP photonic crystal,” Opt. Exp. 16(23), 19382–19387 (2008).
[Crossref]
A. Shinya, S. Matsuo, T. Yosia, T. Tanabe, E. Kuramochi, T. Sato, T. Kakitsuka, and M. Notomi, “All-optical on-chip bit memory based on ultra high Q InGaAsP photonic crystal,” Opt. Exp. 16(23), 19382–19387 (2008).
[Crossref]
S. Tanaka, S.-H. Jeong, S. Yamazaki, S. Tomabechi, A. Uetake, M. Ekawa, and K. Morito, “Polarization-insensitive monolithically-integrated 8:1 SOA gate switch with large gain and high extinction ratio,” OFC 2008, OWE2 (2008).
R. Takahashi, T. Nakahara, K. Takahata, H. Takenouchi, T. Yasui, N. Kondo, and H. Suzuki, “Ultrafast optoelectronic packet processing for asynchronous, optical-packet-switched networks,” J. Opt. Netw. 3(12), 914–930 (2004).
[Crossref]
T. Tanemura, K. Takeda, and Y. Nakano, “320-Gbps wavelength-multiplexed 1x5 optical packet switching using broadband InP phased-array switch,” OFC 2009, OMU3 (2009).
T. Tanemura, M. Takenaka, A. Abdullah, K. Takeda, T. Shioda, M. Sugiyama, and Y. Nakano, “Design and fabrication of integrated 1×5 optical phased array switch on InP,” LEOS 2007, 780–781 (2007).
A. Shinya, S. Matsuo, T. Yosia, T. Tanabe, E. Kuramochi, T. Sato, T. Kakitsuka, and M. Notomi, “All-optical on-chip bit memory based on ultra high Q InGaAsP photonic crystal,” Opt. Exp. 16(23), 19382–19387 (2008).
[Crossref]
R. M. Jenkins, J. M. Heaton, D. R. Wight, J. T. Parker, J. C. H. Birbeck, G. W. Smith, and K. P. Hilton, “Novel 1×N and N×N integrated optical switches using self-imaging multimode GaAs/AlGaAs waveguides,” Appl. Phys. Lett. 64(6), 684–686 (1994).
[Crossref]
Z. Jin and G. Peng, “Designing optical switches based on silica multimode interference devices,” PIER 2005, 58–61 (2005).
A. Shinya, S. Matsuo, T. Yosia, T. Tanabe, E. Kuramochi, T. Sato, T. Kakitsuka, and M. Notomi, “All-optical on-chip bit memory based on ultra high Q InGaAsP photonic crystal,” Opt. Exp. 16(23), 19382–19387 (2008).
[Crossref]
K. Shimomura and Y. Kawakita, “Wavelength selective switch using arrayed waveguides with linearly varying refractive index distribution,” IPAP Books 2, 341–354 (2005).
A. Shinya, S. Matsuo, T. Yosia, T. Tanabe, E. Kuramochi, T. Sato, T. Kakitsuka, and M. Notomi, “All-optical on-chip bit memory based on ultra high Q InGaAsP photonic crystal,” Opt. Exp. 16(23), 19382–19387 (2008).
[Crossref]
T. Tanemura, M. Takenaka, A. Abdullah, K. Takeda, T. Shioda, M. Sugiyama, and Y. Nakano, “Design and fabrication of integrated 1×5 optical phased array switch on InP,” LEOS 2007, 780–781 (2007).
R. M. Jenkins, J. M. Heaton, D. R. Wight, J. T. Parker, J. C. H. Birbeck, G. W. Smith, and K. P. Hilton, “Novel 1×N and N×N integrated optical switches using self-imaging multimode GaAs/AlGaAs waveguides,” Appl. Phys. Lett. 64(6), 684–686 (1994).
[Crossref]
T. Tanemura, M. Takenaka, A. Abdullah, K. Takeda, T. Shioda, M. Sugiyama, and Y. Nakano, “Design and fabrication of integrated 1×5 optical phased array switch on InP,” LEOS 2007, 780–781 (2007).
R. Takahashi, T. Nakahara, K. Takahata, H. Takenouchi, T. Yasui, N. Kondo, and H. Suzuki, “Ultrafast optoelectronic packet processing for asynchronous, optical-packet-switched networks,” J. Opt. Netw. 3(12), 914–930 (2004).
[Crossref]
R. Takahashi, T. Nakahara, K. Takahata, H. Takenouchi, T. Yasui, N. Kondo, and H. Suzuki, “Ultrafast optoelectronic packet processing for asynchronous, optical-packet-switched networks,” J. Opt. Netw. 3(12), 914–930 (2004).
[Crossref]
R. Takahashi, T. Nakahara, K. Takahata, H. Takenouchi, T. Yasui, N. Kondo, and H. Suzuki, “Ultrafast optoelectronic packet processing for asynchronous, optical-packet-switched networks,” J. Opt. Netw. 3(12), 914–930 (2004).
[Crossref]
T. Tanemura, K. Takeda, and Y. Nakano, “320-Gbps wavelength-multiplexed 1x5 optical packet switching using broadband InP phased-array switch,” OFC 2009, OMU3 (2009).
T. Tanemura, M. Takenaka, A. Abdullah, K. Takeda, T. Shioda, M. Sugiyama, and Y. Nakano, “Design and fabrication of integrated 1×5 optical phased array switch on InP,” LEOS 2007, 780–781 (2007).
T. Tanemura, M. Takenaka, A. Abdullah, K. Takeda, T. Shioda, M. Sugiyama, and Y. Nakano, “Design and fabrication of integrated 1×5 optical phased array switch on InP,” LEOS 2007, 780–781 (2007).
R. Takahashi, T. Nakahara, K. Takahata, H. Takenouchi, T. Yasui, N. Kondo, and H. Suzuki, “Ultrafast optoelectronic packet processing for asynchronous, optical-packet-switched networks,” J. Opt. Netw. 3(12), 914–930 (2004).
[Crossref]
A. Shinya, S. Matsuo, T. Yosia, T. Tanabe, E. Kuramochi, T. Sato, T. Kakitsuka, and M. Notomi, “All-optical on-chip bit memory based on ultra high Q InGaAsP photonic crystal,” Opt. Exp. 16(23), 19382–19387 (2008).
[Crossref]
S. Tanaka, S.-H. Jeong, S. Yamazaki, S. Tomabechi, A. Uetake, M. Ekawa, and K. Morito, “Polarization-insensitive monolithically-integrated 8:1 SOA gate switch with large gain and high extinction ratio,” OFC 2008, OWE2 (2008).
T. Tanemura, K. Takeda, and Y. Nakano, “320-Gbps wavelength-multiplexed 1x5 optical packet switching using broadband InP phased-array switch,” OFC 2009, OMU3 (2009).
T. Tanemura, M. Takenaka, A. Abdullah, K. Takeda, T. Shioda, M. Sugiyama, and Y. Nakano, “Design and fabrication of integrated 1×5 optical phased array switch on InP,” LEOS 2007, 780–781 (2007).
S. Tanaka, S.-H. Jeong, S. Yamazaki, S. Tomabechi, A. Uetake, M. Ekawa, and K. Morito, “Polarization-insensitive monolithically-integrated 8:1 SOA gate switch with large gain and high extinction ratio,” OFC 2008, OWE2 (2008).
S. Tanaka, S.-H. Jeong, S. Yamazaki, S. Tomabechi, A. Uetake, M. Ekawa, and K. Morito, “Polarization-insensitive monolithically-integrated 8:1 SOA gate switch with large gain and high extinction ratio,” OFC 2008, OWE2 (2008).
R. Ulrich and G. Ankele, “Self-imaging in homogeneous planar optical waveguides,” Appl. Phys. Lett. 27(6), 337–339 (1975).
[Crossref]
R. M. Jenkins, J. M. Heaton, D. R. Wight, J. T. Parker, J. C. H. Birbeck, G. W. Smith, and K. P. Hilton, “Novel 1×N and N×N integrated optical switches using self-imaging multimode GaAs/AlGaAs waveguides,” Appl. Phys. Lett. 64(6), 684–686 (1994).
[Crossref]
S. Tanaka, S.-H. Jeong, S. Yamazaki, S. Tomabechi, A. Uetake, M. Ekawa, and K. Morito, “Polarization-insensitive monolithically-integrated 8:1 SOA gate switch with large gain and high extinction ratio,” OFC 2008, OWE2 (2008).
R. Takahashi, T. Nakahara, K. Takahata, H. Takenouchi, T. Yasui, N. Kondo, and H. Suzuki, “Ultrafast optoelectronic packet processing for asynchronous, optical-packet-switched networks,” J. Opt. Netw. 3(12), 914–930 (2004).
[Crossref]
A. Shinya, S. Matsuo, T. Yosia, T. Tanabe, E. Kuramochi, T. Sato, T. Kakitsuka, and M. Notomi, “All-optical on-chip bit memory based on ultra high Q InGaAsP photonic crystal,” Opt. Exp. 16(23), 19382–19387 (2008).
[Crossref]
D. B. Sarrazin, H. F. Jordan, and V. P. Heuring, “Fiber optic delay line memory,” Appl. Opt. 29(5), 627–637 (1990).
[Crossref]
[PubMed]
M. Bachmann, P. A. Besse, and H. Melchior, “Overlapping-image multimode interference couplers with a reduced number of self-images for uniform and nonuniform power splitting,” Appl. Opt. 34(30), 6898–6910 (1995).
[Crossref]
[PubMed]
R. M. Jenkins, J. M. Heaton, D. R. Wight, J. T. Parker, J. C. H. Birbeck, G. W. Smith, and K. P. Hilton, “Novel 1×N and N×N integrated optical switches using self-imaging multimode GaAs/AlGaAs waveguides,” Appl. Phys. Lett. 64(6), 684–686 (1994).
[Crossref]
R. Ulrich and G. Ankele, “Self-imaging in homogeneous planar optical waveguides,” Appl. Phys. Lett. 27(6), 337–339 (1975).
[Crossref]
K. Shimomura and Y. Kawakita, “Wavelength selective switch using arrayed waveguides with linearly varying refractive index distribution,” IPAP Books 2, 341–354 (2005).
R. Takahashi, T. Nakahara, K. Takahata, H. Takenouchi, T. Yasui, N. Kondo, and H. Suzuki, “Ultrafast optoelectronic packet processing for asynchronous, optical-packet-switched networks,” J. Opt. Netw. 3(12), 914–930 (2004).
[Crossref]
T. Tanemura, M. Takenaka, A. Abdullah, K. Takeda, T. Shioda, M. Sugiyama, and Y. Nakano, “Design and fabrication of integrated 1×5 optical phased array switch on InP,” LEOS 2007, 780–781 (2007).
T. Tanemura, K. Takeda, and Y. Nakano, “320-Gbps wavelength-multiplexed 1x5 optical packet switching using broadband InP phased-array switch,” OFC 2009, OMU3 (2009).
S. Tanaka, S.-H. Jeong, S. Yamazaki, S. Tomabechi, A. Uetake, M. Ekawa, and K. Morito, “Polarization-insensitive monolithically-integrated 8:1 SOA gate switch with large gain and high extinction ratio,” OFC 2008, OWE2 (2008).
A. Shinya, S. Matsuo, T. Yosia, T. Tanabe, E. Kuramochi, T. Sato, T. Kakitsuka, and M. Notomi, “All-optical on-chip bit memory based on ultra high Q InGaAsP photonic crystal,” Opt. Exp. 16(23), 19382–19387 (2008).
[Crossref]
Z. Jin and G. Peng, “Designing optical switches based on silica multimode interference devices,” PIER 2005, 58–61 (2005).
S. Niwa, S. Matsuo, T. Kakitsuka, and K.-i. Kitayama, “Experimental demonstration of 1×4 InP/InGaAsP optical integrated multimode interference waveguide switch,” IPRM 2008, ThA1.7 (2008).