It is widely recognized that in the new generation of photonic terabit packet routers optical integrated circuits will play a fundamental role for minimizing the cost of ownership, footprint, and power consumption of high-speed photonic interfaces. We review the present and future technologies for optical packet router architectures and the specific applications for photonic integrated circuits. Three technologies are today used for implementing optical integration: (a) monolithic InP integration allows all passive and active functions to be performed on the same chip with a minimum footprint but can raise issues of yield and scalability in bit rate; (b) hybrid , in which the only functionality left to InP is the emitter, provides moderate yield performances but good results in terms of footprint and scalability in bit rate; (c) hybrid InP/silica, in which all active functionalities are performed in InP and all the passive in silica, is very well performing in terms of yield but has a large footprint and limited scalability in bit rate, which could be a limitation in certain applications.
© 2009 Optical Society of AmericaFull Article | PDF Article
OSA Recommended Articles
Paola Iovanna, Francesco Testa, Roberto Sabella, Alberto Bianchi, Marzio Puleri, Mauro Rudi Casanova, and Angelo Germoni
J. Opt. Commun. Netw. 4(10) 821-835 (2012)
J. Opt. Commun. Netw. 4(9) A8-A16 (2012)
K. A. Williams, E. A. J. M. Bente, D. Heiss, Y. Jiao, K. Ławniczuk, X. J. M. Leijtens, J. J. G. M. van der Tol, and M. K. Smit
Photon. Res. 3(5) B60-B68 (2015)