Abstract

This study presents simulation studies on the execution time and energy consumption of optical multi-socket boards with on-chip, all-to-all, and contention-less arrayed waveguide grating routers-based interconnection. This study considers throughput and energy-efficiency optimizations based on dynamic voltage and frequency scaling under realistic, shared memory, and cache-coherent PARSEC benchmarking traffic. The benchmark results show how a low-latency, optical inter-socket interconnection can provide significant execution time reduction, and up to 3× energy savings when using dynamic variable bandwidth communication techniques when compared to an electronic baseline. The proposed architecture can be used as “building block” for future energy-aware large-scale systems.

© 2015 IEEE

PDF Article

References

You do not have subscription access to this journal. Citation lists with outbound citation links are available to subscribers only. You may subscribe either as an OSA member, or as an authorized user of your institution.

Contact your librarian or system administrator
or
Login to access OSA Member Subscription

Cited By

You do not have subscription access to this journal. Cited by links are available to subscribers only. You may subscribe either as an OSA member, or as an authorized user of your institution.

Contact your librarian or system administrator
or
Login to access OSA Member Subscription