Abstract
This paper presents a link analysis for optical interconnects based on CMOS scaling toward FinFET devices. An on-chip wavelength division multiplexing (WDM) link is modeled assuming silicon photonic ring modulators, WDM multiplexers and demultiplexers, and photodetectors. A high-speed CMOS transceiver is designed and evaluated using 28-nm FD-SOI and 14-nm FinFET processes. Compared to 28-nm FD-SOI, the 14-nm FinFET offers higher intrinsic gain and allows for 50% higher transconductance per drain current suggesting more energy-efficient circuit design. Cosimulation of the photonic and electronic devices demonstrates an optimum energy efficiency of
$\sim 2\, \text{pJ/b}$
at
$25\, \text{Gb/s}$
for a bit-error rate of
$10^{-12}$
including laser and ring tuning power.
© 2016 IEEE
PDF Article
More Like This
A sub-picojoule-per-bit CMOS photonic receiver for densely integrated systems
Xuezhe Zheng, Frankie Liu, Dinesh Patil, Hiren Thacker, Ying Luo, Thierry Pinguet, Attila Mekis, Jin Yao, Guoliang Li, Jing Shi, Kannan Raj, Jon Lexau, Elad Alon, Ron Ho, John E. Cunningham, and Ashok V. Krishnamoorthy
Opt. Express 18(1) 204-211 (2010)
Monolithic silicon-photonic platforms in state-of-the-art CMOS SOI processes [Invited]
Vladimir Stojanović, Rajeev J. Ram, Milos Popović, Sen Lin, Sajjad Moazeni, Mark Wade, Chen Sun, Luca Alloatti, Amir Atabaki, Fabio Pavanello, Nandish Mehta, and Pavan Bhargava
Opt. Express 26(10) 13106-13121 (2018)
Cited By
You do not have subscription access to this journal. Cited by links are available to subscribers only. You may subscribe either as an Optica member, or as an authorized user of your institution.
Contact your librarian or system administrator
or
Login to access Optica Member Subscription