Abstract

This paper presents a digitally controlled 1-V 30-Gb/s 1.37-pJ/b optical receiver in 65-nm CMOS technology. This receiver consists of an inverter-based inductive transimpedance amplifier, a fully integrated low-dropout regulator, a main amplifier, a three-stage-cascaded continuous-time linear equalizer (CTLE), a two-stage limiting amplifier, and an output driver. The CTLE consists of three cascaded stages with different peaking frequencies (5, 12, and 20 GHz) offering 16 dB of adjustable low-frequency gain to accommodate different photodetector (PD) characteristics. The electrical measurements demonstrate a maximum transimpedance gain of 83 dBΩ (14,125 Ω), an output swing of 300 mV, a −3-dB bandwidth of 24 GHz, and a power consumption of 41 mW. Moreover, optical measurement results with a 28-Gb/s PD show that the receiver achieves 10−12 BER at 30 Gb/s for a 215 −1 PRBS input with a −5.6-dBm input sensitivity. Using a lower bandwidth 14-Gb/s PD, the receiver can still reach 30 Gb/s at 10−12 BER with only a 0.6-dB degradation in input sensitivity, demonstrating the effectiveness of the proposed receiver and the programmable-cascaded CTLE. The core area occupies 0.26 mm2.

© 2014 IEEE

PDF Article

References

You do not have subscription access to this journal. Citation lists with outbound citation links are available to subscribers only. You may subscribe either as an OSA member, or as an authorized user of your institution.

Contact your librarian or system administrator
or
Login to access OSA Member Subscription

Cited By

You do not have subscription access to this journal. Cited by links are available to subscribers only. You may subscribe either as an OSA member, or as an authorized user of your institution.

Contact your librarian or system administrator
or
Login to access OSA Member Subscription