Abstract

The development of nanophotonics in the last decades indicates a good opportunity for constructing the opto-electronic networks on chip. Hybrid opto-electronic network-on-chip (HNoC) is an emerging communication architecture that can offer high bandwidth and low latency to many-core systems-on-chip. Photonic devices are fundamentally different from conventional electronic devices so that new modeling and analysis methods are urgently needed in order to analyze both physical-level and system-level performances of HNoCs. In this paper, we introduce LioeSim, a network simulator for HNoCs analysis that incorporates an accurate parameterized all-round photonic device library. We also describe how to construct mesh-based HNoCs with the fundamental mesh-based topology inside LioeSim. To demonstrate the diverse capabilities of LioeSim, we perform some case studies of clustered mesh-based HNoCs and two typical HNoCs with optical bus by illustrating the comparisons with latency, power consumptions, and efficiency.

© 2014 IEEE

SPRINT: Scalable Photonic Switching Fabric for High-Performance Computing (HPC)

Brian Neel, Randy Morris, Dominic Ditomaso, and Avinash Kodi
J. Opt. Commun. Netw. 4(9) A38-A47 (2012)

Excitable laser processing network node in hybrid silicon: analysis and simulation

Mitchell A. Nahmias, Alexander N. Tait, Bhavin J. Shastri, Thomas Ferreira de Lima, and Paul R. Prucnal
Opt. Express 23(20) 26800-26813 (2015)

Efficient Sharing of Optical Resources in Low-Power Optical Networks-on-Chip

Sebastian Werner, Javier Navaridas, and Mikel Luján
J. Opt. Commun. Netw. 9(5) 364-374 (2017)

Photonic Interconnection Network Architectures Using Wavelength-Selective Spatial Routing for Chip-Scale Communications

Johnnie Chan and Keren Bergman
J. Opt. Commun. Netw. 4(3) 189-201 (2012)

Five-port optical router for photonic networks-on-chip

Ruiqiang Ji, Lin Yang, Lei Zhang, Yonghui Tian, Jianfeng Ding, Hongtao Chen, Yangyang Lu, Ping Zhou, and Weiwei Zhu
Opt. Express 19(21) 20258-20268 (2011)