Abstract
An optical network-on-chip (NoC) has attracted increasing attention with the advancement of silicon photonics technology due to the explosive growth in communication traffic in system-on-chip and the diminishing returns of miniaturized metal interconnect. Compared with the traditional metallic interconnect, the optical interconnect has superior effective bandwidth, transmission latency, and power consumption. In this paper, we establish an algorithmic optical router design framework to minimize the insertion loss, which is the loss of signal power resulting from the insertion of microring resonators and waveguide crossings. By incorporating system-level considerations on the topology, routing algorithm, and traffic pattern in the optical NoC, the proposed technique provides a rapid design environment for a wide range of application-specific optical NoC architectures with minimized optical signal power loss.
© 2014 IEEE
PDF Article
More Like This
Cited By
You do not have subscription access to this journal. Cited by links are available to subscribers only. You may subscribe either as an Optica member, or as an authorized user of your institution.
Contact your librarian or system administrator
or
Login to access Optica Member Subscription