P. Kapur and K. C. Saraswat, "Minimizing power dissipation in chip to chip optical interconnects using optimal modulators and laser power", in Interconnect Technol. Conf., June 2003, pp. 224-226.
P. K. Tien, "Light waves in thin films and integrated optics", Appl. optics, vol. 10, no. 11, pp. 2395-2413, 1971.
A. V. Krishnamoorthy and D. A. B. Miller, "Scaling optoelectronic-VLSI circuits into the 21st century: A technology roadmap", IEEE J. Select. Topics Quantum Electron., vol. 2, pp. 55-76, Apr. 1996.
P. Kapur and K. C. Saraswat, "Power dissipation in optical clock distribution network for high performance ICs", in Int. Interconnect Technol. Conf., 2002, pp. 151-153.
International Technology Roadmap for Semiconductor , 1999 ed. San Jose, CA: Semiconductor Industry Assoc.,
W. J. Dally and J. H. Poulton, Digital Systems Engineering, Cambridge, MA: Cambridge Univ. Press, 1998.
W. J. Dally and J. Poulton, "Transmitter equalization for 4 Gbps Signaling", IEEE Micro, pp. 48-56, 1997.
K. Y. K. Chang, J. Wei, C. Huang, S. Li, K. Donnelly, M. Horowitz, Y. Li and S. Sidiropoulos, "A 0.4-4 Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs", J. Solid-State Circuits, vol. 38, no. 5, pp. 747-754, May 2003.
G. Ahn, D. K. Jeong and G. Kim, "A 2-Gbaud 0.7-V swing voltage-mode driver and on-chip terminator for high-speed NRZ data transmission", IEEE J. Solid State Circuits, vol. 35, pp. 915-918, June 2000.
B. K. Casper, H. Haycock and R. Mooney, "An accurate and efficient method for multi-Gb/s chip-to-chip signaling schemes", in Symp. VLSI Circuits, 2002, pp. 54-57.
M. J. E. Lee, W. Dally and P. Chiang, "A 90 mW 4 Gb/s equalized I/O circuits with input offset cancellation", in Int. Solid-State Circuits Conf., 2000, pp. 252-253.
C. Svensson and G. D. Dermer, "Time domain modeling of lossy interconnects", Trans. Adv. Packag. , vol. 23, no. 2, pp. 191-196, May 2001.
D. A. B. Miller and H. M. Ozaktas, "Limit to the bit-rate capacity of electrical interconnect from the aspect ratio of the system architecture", J. Parallel Distrib. Comput., vol. 41, 1997.
Y. Li, E. Towe and M. W. Haney, "Special issue on optical interconnections for digital systems", Proc. IEEE , vol. 88, pp. 723-727, June 2000.
P. Kapur and K. C. Saraswat, "Comparisons between electrical and optical interconnects for on-chip signaling", in Int. Interconnect Technology Conf., 2002, pp. 89-91.
H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Reading, MA: Addison-Wesley, 1990.
R. Ho, K. Mai and M. Horowitz, "Efficient on-chip global interconnects", in Symp. VLSI Circuits , 2003, pp. 271-274.
K. Mai, T. Paaske, N. Jayasena, R. Ho, W. J. Dally and M. Horowitz, "Smart memories: A modular reconfigurable architecture", in Proc. 27th Int. Symp. Computer Architecture, 2000, pp. 161- 171.
D. Hwang, T. Sze, A. Landin, R. Lytel and H. L. Davidson, "Optical interconnects: Out of the box forever?", J. Select. Topics Quantum Electron., vol. 9, no. 2, pp. 614 -623, Mar. 2003.
R. Mooney, "Scaling methods for electrical interconnects to meet the performance requirements of microprocessor platforms", in 14th Annual Workshop on Interconnects Within High Speed Digital Syst., 2003.
R. T. Chen, L. Lin, C. Choi, Y. J. Liu, B. Bihari, L. Wu, S. Tang, R. Wickman, B. Picor, M. K. Hibbs-brenner, J. Bristow and Y. S. Liu, "Fully embedded board-level guided-wave optoelectronic interconnects", Proc. IEEE, vol. 88, pp. 780-793, June 2000.
Y. Li, J. Ai and J. Popelek, "Board-level 2-D data-capable optical interconnect circuits using polymer fiber-image guides", Proc. IEEE, vol. 88, pp. 794-805, 2000.
T. May, A. G. Kirk, D. V. Plant, J. F. Ahadian, C. G. Fonstad, K. L. Lear, K. Tatah, M. S. Robinson and J. A. Trezza, "Interconnection of a two-dimensional array of vertical-cavity surface-emitting lasers to a receiver array by means of a fiber image guide", Appl. Opt., vol. 39, no. 5, pp. 683-689, Feb. 2000.
K. P. Jackson, "High-density, array, optical interconnects for multi-chip modules", in Multi-Chip Module Conf., Mar. 1992, pp. 142-145.
G. A. Keeler, B. E. Nelson, D. Agarwal and D. A. B. Miller, "Optical interconnects using short optical pulses", in Lasers and Electro-Opt. Soc. 12th Ann. Meet., 1999.
Y. Liu, E. M. Strzelecka, J. Nohava, M. K. Hibbs-brenner and E. Towe, "Smart-pixel array technology for free-space optical interconnects", Proc. IEEE, vol. 88, pp. 764-768, 2000.
D. V. Plant and A. G. Kirk, "Optical interconnects at the chip and board level: Challenges and solutions", Proc. IEEE, vol. 88, pp. 806-818, 2000.
S. C. Esener, "Implementation and prospects for chip-to-chip free-space optical interconnects", in Int. Electron Devices Meet., 2001.
A. V. Mule, A. Naeemi, E. N. Glytsis, T. K. Gaylord and J. D. Meindl, "Toward a comparison between chip-level optical interconnection and board-level exterconnection", in Interconnect Technol. Conf., June 2002, pp. 92-94.
A. Naeemi, A. V. Mule and J. D. Meindl, "Partition length between board-level electrical and optical interconnects", in Interconnect Technol. Conf., June 2003, pp. 230-232.
D. A. B. Miller, "Rationale and challenges for optical interconnects to electronic chips", Proc. IEEE, vol. 88, pp. 728-749, 2000.
M. R. Feldman, S. C. Esener, C. C. Guest and S. H. Lee, "Comparison between optical and electrical interconnects based on power and speed considerations", Appl. Opt., vol. 27, no. 9, pp. 1742-1751, May 1988.