N. McArdle, M. Naruse, H. Toyoda, Y. Kobayashi and M. Ishikawa, "Reconfigurable optical interconnections for parallel computing", in Proc. IEEE, vol. 88, June 2000, pp. 829-837.

G. F. Pfister and V. A. Norton, "Hot spot contention and combining in multistage interconnection networks", IEEE Trans. Comput. , vol. C-34, pp. 943-948, 1985.

D. Bhandarkar, "Analysis of memory interference in multiprocessors", IEEE Trans. Comput., vol. 24, pp. 897-908, 1975.

S. Fong, M. Atiquzzaman and S. Singh, "An analytical model and performance analysis of shared buffer ATM switches under nonuniform traffic", Int. J. Comput. Syst. Sci. Eng., Special Issue on ATM Networks, p. 8194, 1997.

T. Lang and L. Kurisaki, "Nonuniform traffic spots (NUTS) in multistage interconnection networks", J. Parallel Distrib. Comput., vol. 10, pp. 55-67, 1990.

W. D. Strecker, "Analysis of the instruction execution rate in certain computer structures", Ph.D. dissertation, Carnegie Mellon Univ., Pittsburgh, PA, 1970.

C. P. Kruskal and M. Snir, "The performance of multistage interconnection networks for multiprocessors", IEEE Trans. Comput., vol. C-32, pp. 1091-1098, Dec. 1983.

M. Kumar and J. Jump, "Performance of unbuffered shuffle exchange networks", IEEE Trans. Comput., vol. C-35, pp. 573-578, 1986.

M. J. Karol, M. G. Hluchyj and S. P. Morgan, "Input versus output queueing on a space-division packet switch", IEEE Trans. Commun., vol. COM-35, pp. 1347-1356, 1987.

T. Theimer, E. Rathgeb and M. Huber, "Performance analysis of buffered banyan networks", IEEE Trans. Commun., vol. 39, pp. 269-277, 1991.

H. Yoon, K. Y. Lee and M. T. Liu, "Performance analysis of multibuffered packet-switching networks in multiprocessor systems", IEEE Trans. Comput., vol. 39, pp. 319-327, 1990.

Y. C. Jenq, "Performance analysis of a packet switch based on single-buffered banyan network", IEEE J. Select. Areas Commun., vol. SAC-1, pp. 1014-1021, 1983.

C. Geyer, "Practical markov chain monte carlo", Stat. Sci, vol. 7, no. 4, pp. 473-483, 1992.

L. Tierney, "Markov chains for exploring posterior distributions", Ann. Stat., vol. 22, pp. 1701 -1762, 1994.

K. Chan and C. Geyer, "Comment on 'Markov chains for exploting posterior distributinos' by L. Tierney", Ann. Stat., vol. 22, pp. 1747-1758, 1994.

A. Law and W. Kelton, Simulation Modeling and Analysis, 3rd ed. New York: McGraw-Hill, 2000.

P. M. Merlin and P. J. Schweitzer, "Deadlock avoidance in store-andforward networks", IEEE Trans. Commun., vol. 28, pp. 345-354, 1980.

M. Naruse, S. Yamamoto and M. Ishikawa, "Real-time active alignment demonstration for free-space optical interconnections", IEEE Photon. Technol. Lett., vol. 13, pp. 1257-1259, 2001.

A. Goulet, M. Naruse and M. Ishikawa, "Integration technique to realize alignment-free opto-electronic systems", OC2001 Int. Topical Meeting on Opt. Computing (Lake Tahoe), Tech. Dig. , pp. 122-124, Jan. 2001.

A. Cassinelli, M. Naruse, M. Ishikawa and F. Kubota, "A modular, guided wave approach to plane-to-plane optical interconnects for multistage interconnection networks", Extended Abstr. Opt. Japan 2002 Conf., JSAP, Koganei, Tokyo, pp. 124-125, 2002.

B. Kim, A. Shakouri, B. Liu and J. Bowers, "Improved extinction ratio in ultra short directional couplers using asymmetric structures", Japan J. Appl. Phys. , vol. 37, pp. 930-932, 1998.

X. Wang, D. Wilson, R. Muller, P. Maker and D. Psaltis, "Liquid-crystal blazed-grating beam deflector", Appl. Opt. , vol. 39, pp. 6545-6555, Dec. 2000.

C. Clos, "A study of nonblocking switching networks", Bell Syst. Tech. J., vol. 32, pp. 406-424, 1953.

V. Benes, "On rearrangeable three-stage connecting networks", Bell Syst. Tech. J., vol. 41, pp. 1481-1492, 1962.

D. Lawrie, "Access and alignement of data in array processor", IEEE Trans. Comput., vol. C-24, pp. 1145-1155, 1975.

H. Siegel and R. McMillen, "Using the augmented data manipulator network in PASM", IEEE Comput., vol. 14, pp. 25-33, 1981.

L. Goke and G. J. Lipovski, "Banyan networks for partitioning multiprocessor systems", in Proc. First Ann. Symp. Comput. Arch., 1973, pp. 21-28.

C. Wu and T. Feng, "On a class of multistage interconnection networks", IEEE Trans. Comput., vol. C-29, pp. 694-702, 1980.

M. Pease, "The indirect binary n-cube microprocessor array", IEEE Trans. Comput., vol. C-26, pp. 458-473, 1977.

I. Scherson and A. Youssef, Interconnection Networks for High-Performance Parallel Computers, Los Alamitos, CA: IEEE Computer Society Press, 1994.

C. Qiao and R. Melhem, "Reconfiguration with time division multiplexed MIN's for multiprocessor communications", IEEE Trans. Parallel Distrib. Syst., vol. 5, pp. 337-352, 1994.

C. Kruskal and M. Snir, "A unified theory of interconnection networks structure", Theoretical Computer Science, vol. 48, pp. 75-94, 1986 .

D. Parker, "Notes on Shuffle/Exchange type switching networks", IEEE Trans. Comput., vol. C-29, pp. 213-222, 1980.

M. Sheeran, "Puzzling permutations", Glasgow Functional Programming Workshop, 1996 .

J. Giglmayr, "Geometrical analysis and design of integrated 3-d lightwave circuits", Optics in Computing 2000, vol. SPIE 4089, pp. 969-980, 2000.

R. Cypher and J. L. C. Sanz, The SIMD Model of Parallel Computation, New York: Springer-Verlag,

A. Varma and C. Raghavendra, Interconnection Networks for Multiprocessors and Multicomputers: Theory and Practice, Los Alamitos, CA: IEEE Computer Society Press, 1994.

"Data Networks", 1992.

J. Patel, "Processor-memory interconnections for multiprocessors", in Proc. 6th Ann. Symp. Comput. Architectures, 1979, pp. 168- 177.

D. Dias and M. Kumar, "Packet switching in NlogN multistage networks", in Proc. IEEE GLOBECOM'84, Atlanta, GA, 1984, pp. 114-120.

J. Patel, "Performance of processor-memory interconnections for multiprocessors", IEEE Trans. Comput., vol. C-30, pp. 771-780, 1981.

M. Naruse, A. Cassinelli and M. Ishikawa, "Two-dimensional fiber array with integrated topology for short-distance optical interconnections", in IEEE LEOS Annual Meeting (Glasgow)-Conf. Proc., 2002, pp. 722-723.