Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group
  • Journal of Display Technology
  • Vol. 6,
  • Issue 12,
  • pp. 592-600
  • (2010)

Reliability Screening of a-Si TFT Circuits: Very-Low Voltage and IDDQ Testing

Not Accessible

Your library or personal account may give you access

Abstract

This paper compares very-low-voltage (VLV) testing and quiescent power supply current I<sub>DDQ</sub> testing for amorphous silicon thin-film transistor (a-Si TFT) NMOS digital circuits. As many as 140 circuits-under-test (CUT) of two different design styles are implemented in 8 µm a-Si TFT technology on the glass substrate. All CUT are tested both at nominal voltage (10 V) and very low voltage (7 V), followed by a 200-second voltage stress at 30 V. Seven unreliable CUT that escaped nominal voltage (NV) testing are successfully caught by VLV testing. The results indicate that VLV testing is more effective than I<sub>DDQ</sub> testing to screen out unreliable a-Si TFT circuits. This study suggests that VLV testing is a non-destructive and economic alternative to burn-in for a-Si TFT circuits.

© 2010 IEEE

PDF Article
More Like This
Two-dimensional spatial light modulators fabricated in Si/PLZT

Tsen-Hwang Lin, A. Ersen, J. H. Wang, S. Dasgupta, S. Esener, and S. H. Lee
Appl. Opt. 29(11) 1595-1603 (1990)

Cited By

You do not have subscription access to this journal. Cited by links are available to subscribers only. You may subscribe either as an Optica member, or as an authorized user of your institution.

Contact your librarian or system administrator
or
Login to access Optica Member Subscription

Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All Rights Reserved