Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group
  • Journal of Display Technology
  • Vol. 11,
  • Issue 8,
  • pp. 652-657
  • (2015)

Development of Digital Application Specific Printed Electronics Circuits: From Specification to Final Prototypes

Not Accessible

Your library or personal account may give you access

Abstract

This paper presents a global proposal and methodology for developing digital printed electronics (PE) prototypes, circuits and application specific printed electronics circuits (ASPECs). We start from a circuit specification using standard Hardware Description Languages (HDL) and executing its functional simulation. Then we perform logic synthesis that includes logic gate minimization by applying state-of-the-art algorithms embedded in our proposed electronic design automation (EDA) tools to minimize the number of transistors required to implement the circuit. Later technology mapping is applied, taking into account the available technology, (i.e., PMOS only technologies) and the cell design style (either Standard Cells or Inkjet Gate Array). These layout strategies are equivalent to those available in application specific integrated circuits (ASICs) flows but adapting them to Printed Electronics, which vary greatly depending on the targeted technology. Then Place & Route tools perform floorplan, placement and wiring of cells, which will be checked by the corresponding layout versus schematic (LVS). Afterwards we execute an electrical simulation including parasitic capacitances and relevant parameters. Finally, we obtain the prototypes which will be characterized and tested. The most important aspect of the proposed methodology is that it is portable to different PE processes, so that considerations and variations between different fabrication processes do not affect the validity of our approach. As final results, we present fabricated prototypes that are currently being characterized and tested.

© 2015 IEEE

PDF Article
More Like This
Automated design of integrated circuits with area-distributed input–output pads

Richard Rozier, Ray Farbarik, Fouad Kiamilev, Jeremy Ekman, Premanand Chandramani, Ashok V. Krishnamoorthy, and Richard Oettel
Appl. Opt. 37(26) 6140-6150 (1998)

Impact of gate fan-in and fan-out limits on optoelectronic digital circuits

Lianhua Ji and V. P. Heuring
Appl. Opt. 36(17) 3927-3940 (1997)

Post-print UV curing method for improving the mechanical properties of prototypes derived from two-photon lithography

James S. Oakdale, Jianchao Ye, William L. Smith, and Juergen Biener
Opt. Express 24(24) 27077-27086 (2016)

Cited By

You do not have subscription access to this journal. Cited by links are available to subscribers only. You may subscribe either as an Optica member, or as an authorized user of your institution.

Contact your librarian or system administrator
or
Login to access Optica Member Subscription

Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All Rights Reserved