Here we show the first holistic figure-of-merit taking into account the capacity, energy, area, latency cost and economic resistance factors, enabling a holistic analysis of on-chip technology benchmarking among multiple hierarchy levels.

© 2017 Optical Society of America

PDF Article


You do not have subscription access to this journal. Citation lists with outbound citation links are available to subscribers only. You may subscribe either as an OSA member, or as an authorized user of your institution.

Contact your librarian or system administrator
Login to access OSA Member Subscription