Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

Structure of a Digital Feedback Clock Recovery for Parallelized Receivers

Not Accessible

Your library or personal account may give you access

Abstract

High speed receivers must process several samples in parallel. For such a parallelized receiver architecture an implementation of a digital feedback timing recovery scheme is proposed.

© 2011 Optical Society of America

PDF Article
More Like This
Real-Time Implementation of a Parallelized Feedforward Timing Recovery Scheme for Receivers in Optical Access Networks

Daniel Schmidt, Berthold Lankl, Johannes Karl Fischer, Jonas Hilt, and Colja Schubert
Mo.1.A.1 European Conference and Exhibition on Optical Communication (ECOC) 2012

Clock Recovery by Fractionally Spaced Equalizers for Parallelized Receivers in Optical Networks

Daniel Schmidt, Zifeng Wu, and Berthold Lankl
SPM4D.3 Signal Processing in Photonic Communications (SPPCom) 2013

Clock Recovery in Coherent Optical Receivers

Nebojša Stojanović and Xu Chuan
Th3G.4 Optical Fiber Communication Conference (OFC) 2015

Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All rights reserved, including rights for text and data mining and training of artificial technologies or similar technologies.