Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

CMOS ADC Developments for 100G Networks

Not Accessible

Your library or personal account may give you access

Abstract

A 100G coherent receiver needs 4 56Gs/s ADCs and a tera-OPs DSP which dissipate only tens of watts. This paper discusses the forces pushing towards a single-chip CMOS solution, and the challenges in realising this.

© 2010 Optical Society of America

PDF Article
More Like This
56Gs/s ADC : Enabling 100GbE

Ian Dedic
OThT6 Optical Fiber Communication Conference (OFC) 2010

Challenges in implementing high-speed, low-power ADCs in CMOS

Lukas Kull
Th1B.2 Optical Fiber Communication Conference (OFC) 2015

Volterra Nonlinear Compensation of 100G Coherent OFDM with Baud-rate ADC, Tolerable Complexity and Low Intra-channel FWM/XPM Error Propagation

Rakefet Weidenfeld, Moshe Nazarathy, Reinhold Noe, and Isaac Shpantzer
OTuE3 Optical Fiber Communication Conference (OFC) 2010

Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All rights reserved, including rights for text and data mining and training of artificial technologies or similar technologies.