A low-power 2-channel PAM4 transmitter front-end consisting of 65-nm CMOS PAM4 shunt LD drivers and flip-chip-bonded 1.3-μm LD-array-on-Si achieves simultaneous 2ch × 53-Gps PAM4 transmission over 2-km-long SSMF with power efficiency of 0.57 mW/Gbps.

© 2020 The Author(s)

PDF Article


You do not have subscription access to this journal. Citation lists with outbound citation links are available to subscribers only. You may subscribe either as an OSA member, or as an authorized user of your institution.

Contact your librarian or system administrator
Login to access OSA Member Subscription