We perform exploratory ASIC design of key DSP and FEC units for 400-Gbit/s coherent data-center interconnect receivers. In 22-nm CMOS, the considered units together dissipate 5 W, suggesting implementation feasibility in power-constrained form factors.
© 2020 The Author(s)PDF Article
More Like This
SpW1I.4 Signal Processing in Photonic Communications (SPPCom) 2020
Jose Krause Perin, Anujit Shastri, and Joseph M. Kahn
Tu2C.1 Optical Fiber Communication Conference (OFC) 2018
Dongdong Zou, Zixuan Zhang, Fan Li, Qi Sui, Jianping Li, Xingwen Yi, and Zhaohui Li
W1D.6 Optical Fiber Communication Conference (OFC) 2020