Abstract

We perform exploratory ASIC design of key DSP and FEC units for 400-Gbit/s coherent data-center interconnect receivers. In 22-nm CMOS, the considered units together dissipate 5 W, suggesting implementation feasibility in power-constrained form factors.

© 2020 The Author(s)

PDF Article
More Like This
Challenges and Trade-offs in Real-Time Implementation of DSP for Coherent Transmission

Per Larsson-Edefors
SpW1I.4 Signal Processing in Photonic Communications (SPPCom) 2020

DSP-Free Coherent Receivers for Data Center Links

Jose Krause Perin, Anujit Shastri, and Joseph M. Kahn
Tu2C.1 Optical Fiber Communication Conference (OFC) 2018

Single λ 500-Gbit/s PAM Signal Transmission for Data Center Interconnect Utilizing Mode Division Multiplexing

Dongdong Zou, Zixuan Zhang, Fan Li, Qi Sui, Jianping Li, Xingwen Yi, and Zhaohui Li
W1D.6 Optical Fiber Communication Conference (OFC) 2020

References

You do not have subscription access to this journal. Citation lists with outbound citation links are available to subscribers only. You may subscribe either as an OSA member, or as an authorized user of your institution.

Contact your librarian or system administrator
or
Login to access OSA Member Subscription