Abstract

Monolithic CMOS photonics seeks to minimize total transceiver cost by simplifying packaging, design and test. Here we examine 25 Gb/s applications in the context of integrated transistor performance and demonstrate a 4λx25 Gb/s reference design.

© 2016 OSA

PDF Article