Abstract

A linearized parametric sampling gate was constructed to explore its performance limits in an analog-to-digital conversion (ADC) architecture. Linear response of the sampling gate can be achieved both in high-resolution and high-rate ADC.

© 2011 OSA

PDF Article