Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group
Conferences > OFC > 2010 > OThX > OThX4

Architectural Design Exploration of Chip-Scale Photonic Interconnection Networks Using Physical-Layer Analysis

Johnnie Chan, Gilbert Hendry, Aleksandr Biberman, and Keren Bergman

Not Accessible

Your library or personal account may give you access

Abstract

We conduct an architectural exploration of three chip-scale photonic interconnection networks in a novel simulation environment, exploring insertion loss, crosstalk, and energy. The impact of these metrics is evaluated in the context of network performance.

© 2010 IEEE Communications Society, IEEE Photonics Society, OSA, Telcordia

PDF Article
More Like This
Design-Space Exploration for CMOS Photonic Processor Networks

Vladimir Stojanović, Ajay Joshi, Cristopher Batten, Yong-Jin Kwon, Scott Beamer, Sun Chen, and Krste Asanović
OWI1 Optical Fiber Communication Conference (OFC) 2010

Nanophotonic Optical Interconnection Network Architecture for On-Chip and Off-Chip Communications

Howard Wang, Michele Petracca, Aleksandr Biberman, Benjamin G. Lee, Luca P. Carloni, and Keren Bergman
JThA92 National Fiber Optic Engineers Conference (NFOEC) 2008

Silicon Nanophotonic Networks-on-Chip for Performance-Energy Optimized Off-Chip Memory Access

Keren Bergman
PMB2 Photonics in Switching (PS) 2010

View More...
Select as filters
Select Topics Cancel
Top
       
© Copyright 2024 | Optica Publishing Group. All rights reserved, including rights for text and data mining and training of artificial technologies or similar technologies.
Privacy | Terms of Use