Abstract

We outline the hardware architecture of coherent optical receivers supporting >40 Gb/s data rates and extract constraints for compatible signal processing algorithms. Additionally a chipset layout for a 40 Gb/s digital coherent polarization-multiplexed QPSK receiver is presented.

© 2009 Optical Society of America

PDF Article
More Like This
Chipset for a Coherent Polarization-Multiplexed QPSK Receiver

V. Herath, R. Peveling, T. Pfau, O. Adamczyk, S. Hoffmann, C. Wördehoff, M. Porrmann, and R. Noé
OThE2 Optical Fiber Communication Conference (OFC) 2009

Towards Real-Time Implementation of Optical OFDM Transmission

Qi Yang, Noriaki Kaneda, Xiang Liu, S. Chandrasekhar, William Shieh, and Y. K. Chen
OMS6 Optical Fiber Communication Conference (OFC) 2010

Challenges and Trade-offs in Real-Time Implementation of DSP for Coherent Transmission

Per Larsson-Edefors
SpW1I.4 Signal Processing in Photonic Communications (SPPCom) 2020

References

You do not have subscription access to this journal. Citation lists with outbound citation links are available to subscribers only. You may subscribe either as an OSA member, or as an authorized user of your institution.

Contact your librarian or system administrator
or
Login to access OSA Member Subscription