Abstract

IC technologies and major equalizer structures were discussed for designing a 40Gb/s equalizer chip. Insights, suggestions or comments were given on designing all building blocks for an equalizer circuit, design methodology, and packaging the die.

© 2006 Optical Society of America

PDF Article