Abstract

Optical array logic is studied as a methodological tool to design an electronic system for large scale information processing. This paper shows a design procedure to integrate parallel processing circuits on a silicon chip. We implement a specialized hardware to identify a gene network.

© 2003 Optical Society of America

PDF Article