Abstract

Here we show the first holistic figure-of-merit taking into account the capacity, energy, area, latency cost and economic resistance factors, enabling a holistic analysis of on-chip technology benchmarking among multiple hierarchy levels.

© 2017 OSA

PDF Article