Abstract

A multi-lane optical receiver with integrated photodiodes is fabricated in a 90nm CMOS process, the first in a standard CMOS node below 100nm. It has a sensitivity of -3.7dBm at a 3.125Gbps data rate and consumes 46.3mW per lane from a 1.2V supply.

© 2012 OSA

PDF Article