Add to BibSonomyAbstract
This paper presents area-optimized implementations of Galois Field multipliers that exploit the unique programmable logic cells in the Xilinx FPGA, enabling a 100 Gb/s EFEC block with significantly lower footprint within an optical transport FPGA.
© 2010 IEEE Communications Society, IEEE Photonics Society, OSA, Telcordia
PDF ArticleMore Like This
Live In-Service Modification of Optical Network Elements Implemented with Xilinx FPGAs
Gordon Brebner
NWC3 National Fiber Optic Engineers Conference (NFOEC) 2011
Soft Decision FEC for 100G Transport Systems
Kiyoshi Onohara, Yoshikuni Miyata, Takashi Sugihara, Kazuo Kubo, Hideo Yoshida, and Takashi Mizuochi
OThL1 Optical Fiber Communication Conference (OFC) 2010
FPGA-Assisted Strategy toward Efficient Reconstruction (FAStER) in Diffuse Optical Tomography
Yuanyuan Jiang, Sovanlal Mukherjee, James E. Stine, Charles F. Bunting, and Daqing Piao
BSuD18 Biomedical Optics (BIOMED) 2010