We discuss the complete workflow from the extraction of behavioral and fabricated geometry parameters using optical measurements to a decomposition of spatial variability and ultimately to the layout-aware yield prediction of photonic integrated circuits (PIC).

© 2019 The Author(s)

PDF Article


You do not have subscription access to this journal. Citation lists with outbound citation links are available to subscribers only. You may subscribe either as an OSA member, or as an authorized user of your institution.

Contact your librarian or system administrator
Login to access OSA Member Subscription