Abstract

An economical hardware solution based on Field Programmable Gate Array (FPGA) for generating horizontal-parallax-only (HPO) hologram sub-lines at a rate of over 100M pixels per second is reported.

© 2009 The Optical Society

PDF Article