Abstract
Additional functionalities on semiconductor microchips are progressively important in order to keep up with the ever increasing demand for more powerful computational systems. Recently, III–V integration on Si attracted significant research interest [1] due to the promise to merge mature Si CMOS processing technology with III–V semiconductors possessing superior material properties e.g. in terms of carrier mobility or band structure (direct band gap). In particular, Si photonics would strongly benefit from an integration scheme for active III–V optoelectronic devices in order to enable low-cost and power-efficient electronic-photonic integrated-circuits. In this regard, tremendous progress was achieved using various integration routes for laser sources including wafer bonding [2], buffer layers [3] or dislocation trapping [4].
© 2017 IEEE
PDF ArticleMore Like This
Svenja Mauthe, Philipp Staudinger, Noelia Vico Trivino, Marilyne Sousa, Thilo Stöferle, Heinz Schmid, and Kirsten E. Moselund
SM3J.1 CLEO: Science and Innovations (CLEO:S&I) 2019
Benedikt Mayer, Stephan Wirths, Lukas Czornomaz, Heinz Schmid, Marilyne Sousa, Heike Riel, and Kirsten Moselund
CE_5_1 The European Conference on Lasers and Electro-Optics (CLEO/Europe) 2017
Preksha Tiwari, Anna Fischer, Svenja Mauthe, Enrico Brugnolotto, Noelia Vico Triviño, Marilyne Sousa, Daniele Caimi, Heinz Schmid, and Kirsten E. Moselund
ck_4_2 The European Conference on Lasers and Electro-Optics (CLEO/Europe) 2021