Abstract
One challenge presented by integrated circuit design is distribution of global signals across the entire wafer, such as the clock signal, with minimal skew. This becomes increasingly difficult at high frequencies as there is no benefit attained by shrinking the size of the interconnects. For this reason, there has been interest in distributing the clock signal optically from a master clock signal that is routed by a distribution network of planar waveguides and surface normal emitters.1
© 2002 Optical Society of America
PDF ArticleMore Like This
David R Kiefer and Vernon W Swanson
OThA1 Optical Computing (IP) 1995
J. Jahns, B. Lunitz, and M. Stölzle
IWC2 International Optical Design Conference (IODC) 2002
Yoshiaki Nakano
IWC3 Integrated Photonics Research (IPR) 2002