Abstract
Maskless automated 5-min interconnection of a 1000-gate CMOS-array die has been accomplished using discretionary laser-induced chemical vapor deposition. This result suggests the feasibility of using this method, laser pantography (LP), for rapid implementation of prototype and limited-volume semicustom VLSI circuits immediately after their design is completed.
© 1986 Optical Society of America
PDF ArticleMore Like This
Jerry G. Black, Scott P. Doran, and Daniel J. Ehrlich
TUO3 Conference on Lasers and Electro-Optics (CLEO:S&I) 1986
Roger S. Putnam and J. Barry McManus
WQ3 OSA Annual Meeting (FIO) 1986
Timothy J. Drabik and Thomas K. Gaylord
TUAA4 OSA Annual Meeting (FIO) 1988