In this paper, we propose a new hardware architecture to generate digital hologram using the modified CGH (Computer Generated Hologram) algorithm for hardware implementation and design to FPGA platform. After analyzing the CGH algorithm, we propose an architecture of CGH cell which can efficiently generate digital hologram, and design CGH Kernel by configuring CGH Cell. Finally we implement CGH Processor with CGH Kernel, SDRAM Controller, DMA, etc. Performance of the proposed hardware can be proportionally increased through simply addition of CGH Cell in CGH Kernel, since a CGH Cell has operational independency. The proposed hardware was implemented using XC2VP70 FPGA of Xilinx and was stably operated in 200MHz clock frequency. It takes 0.205 second for generating 1,280×1,024 digital hologram from 3 dimensional object which has 40,000 light sources.
© 2008 Optical Society of AmericaPDF Article
More Like This
Yasuaki Arima, Kyoji Matsushima, and Sumio Nakahara
DWC28 Digital Holography and Three-Dimensional Imaging (DH) 2011
Tomoyoshi Ito and Tomoyoshi Shimobaba
DWD1 Digital Holography and Three-Dimensional Imaging (DH) 2009
DWB4 Digital Holography and Three-Dimensional Imaging (DH) 2007