Abstract
A cost-effective sampling clock synchronization scheme based on interpolation algorithm is proposed and implemented via FPGA. A 2.5-Gb/s FPGA-based OOFDM receiver with presented scheme demonstrated its synchronization performance, high cost-effectiveness, and suitability for practical application.
© 2013 Optical Society of America
PDF ArticleMore Like This
R.P. Giddings and J.M. Tang
OMS4 Optical Fiber Communication Conference (OFC) 2011
Qingqing Hu, Xianqing Jin, Weijie Liu, Meiyu Jin, and Zhengyuan Xu
T2B.3 Asia Communications and Photonics Conference (ACP) 2019
Cheng Ju, Xue Chen, Zhiguo Zhang, Pengfei Yang, and Hu Shi
AF1E.5 Asia Communications and Photonics Conference (ACP) 2013