Abstract

We demonstrate the first photonic chip designed in a commercial bulk CMOS process (65 nm node) using standard process layers combined with scalable post-processing, enabling dense photonic integration with high-performance microprocessor electronics.

© 2008 Optical Society of America

PDF Article
More Like This
CMOS Photonic Integrated Circuits

Rajeev J. Ram
OM2E.1 Optical Fiber Communication Conference (OFC) 2012

Localized Substrate Removal Technique Enabling Strong Confinement Microphotonics in Bulk Si CMOS Processes

Charles W. Holzwarth, Jason S. Orcutt, Hanqing Li, Miloš A. Popović, Vladimir Stojanović, Judy L. Hoyt, Rajeev J. Ram, and Henry I. Smith
CThKK5 Conference on Lasers and Electro-Optics (CLEO) 2008

Photonic Integration in State-of-the-Art Silicon Electronics Processes

Jason S. Orcutt
IM4A.2 Integrated Photonics Research, Silicon and Nanophotonics (IPRSN) 2012

References

You do not have subscription access to this journal. Citation lists with outbound citation links are available to subscribers only. You may subscribe either as an Optica member, or as an authorized user of your institution.

Contact your librarian or system administrator
or
Login to access Optica Member Subscription