Abstract
This paper describes an analysis of bit error rate (BER) degradation due to a dip in the frequency response of an equalizing amplifier. An equivalent circuit simulation clarifies the BER degradation factors: 1) the output amplitude decrease of a specific binary sequence that has a repetition frequency equal to the dip frequency and 2) the oscillation in output voltage after rise and fall of signal level. A simple model shows that the center frequency and bandwidth of the dip as well as the depth of the dip strongly affect BER. A circuit simulation and experiment show that a dip at around one tenth the data rate causes the worst BER. The dip tolerance of a dc-suppressed transmission code is also discussed.
[IEEE ]
PDF Article
More Like This
Cited By
You do not have subscription access to this journal. Cited by links are available to subscribers only. You may subscribe either as an Optica member, or as an authorized user of your institution.
Contact your librarian or system administrator
or
Login to access Optica Member Subscription