Abstract
The generation of computer-generated holograms (CGHs) requires a significant amount of computational power. To accelerate the process, highly parallel field-programmable gate arrays (FPGAs) are deemed to be a promising computing platform to implement non-iterative hologram generation algorithms. In this paper, we present a cost-optimized heterogeneous FPGA architecture based on a one-step phase retrieval algorithm for CGH generation. The results indicate that our hardware implementation is $2.5 \times$ faster than the equivalent software implementation on a personal computer with a high-end multi-core CPU. Trade-offs between cost and performance are demonstrated, and we show that the proposed heterogeneous architecture can be used in a compact display system that is cost and size optimized.
© 2020 Optical Society of America
Full Article | PDF ArticleMore Like This
Hongyang Zhao, Wangwei Hui, Qing Ye, Kaicheng Huang, Qiushuai Shi, Jianguo Tian, and Wenyuan Zhou
Appl. Opt. 61(6) 1420-1426 (2022)
Lizhi Chen, Hao Zhang, Liangcai Cao, and Guofan Jin
Opt. Express 28(8) 11380-11392 (2020)
Yota Yamamoto, Tomoyoshi Shimobaba, Hirotaka Nakayama, Takashi Kakue, Nobuyuki Masuda, and Tomoyoshi Ito
OSA Continuum 3(12) 3407-3415 (2020)