Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

High-power and reliable GaN-based vertical light-emitting diodes on 4-inch silicon substrate

Open Access Open Access

Abstract

High-power and reliable GaN-based vertical light-emitting diodes (V-LEDs) on 4-inch silicon substrate were fabricated and characterized in this article. The metallization scheme reliability was improved by depositing the Pt/Ti films that surround the compressed Ag/TiW films to protect it from environmental humidity. We demonstrated that although current crowding in V-LEDs was not as severe as that in lateral light-emitting diodes (L-LEDs), high current density around the opaque metal n-electrode in V-LEDs remained a problem. A SiO2 current blocking layer (CBL) was incorporated in V-LEDs to modify the current distribution. Roughening the emitting surface of V-LEDs with KOH and H3PO4 etchant was compared and the influence of surface roughening on the emission property of V-LEDs was studied. The high-power V-LEDs showed low forward voltage with small series resistance and high light output power (LOP) without saturation up to 1300 mA. Under 350 mA injection current, V-LEDs achieved an excellent light output power (LOP) of 501 mW with the peak emission wavelength at 453 nm. The prominent output performance of V-LEDs demonstrated in this work confirmed that integrating the optimized metallization scheme, SiO2 CBL and surface texturing by KOH wet etching is an effective approach to higher performance V-LEDs.

© 2019 Optical Society of America under the terms of the OSA Open Access Publishing Agreement

1. Introduction

With the advantages of high efficiency, longevity, high color-rendering index and adjustable emission wavelength varying from deep ultraviolet to yellow, GaN-based light-emitting diodes (LEDs) have become an appealing candidate for next-generation solid-state lighting (SSL) [1,2]. It is widely accepted that GaN-based LEDs have great potentials in high-value illumination applications, such as full-color displays, high dynamic range liquid-crystal displays, visible-light communication, water purification and disinfection, and biomedical instrumentation [3,4]. However, although the efficiency of GaN-based LEDs has been largely promoted in past few decades, mainly through improving the quality of the active layer and boosting the light extraction efficiency (LEE) [5–9], further pursuing on high-power and high-efficiency GaN-based LEDs with low-cost is necessary to penetrate conventional lighting markets [10].

Vertical LEDs (V-LEDs) are considered much suitable for future high-power and high-efficiency lighting devices with a superior device architecture [11,12]. First, V-LEDs have larger emitting area without the shielding by top p-electrode and the loss of active layer for n-contact compared with conventional lateral LEDs (L-LEDs) [13,14]. Second, transferring the LED epilayers from sapphire substrate to a better heat conductive substrate in V-LEDs improves the heat dissipation ability [15]. Lastly, the emitting surface of V-LEDs can be easily roughened with N-polar GaN exposed by cost-effective wet chemical etching for high light-extraction efficiency (LEE) [16]. However, there are still a series of problems in V-LEDs that restrict the performance and reliability of V-LEDs, such as the metallization scheme, p-type metallic reflector, current crowding and surface roughening.

In this work, we demonstrated the fabrication process for high-power and reliable V-LEDs. Au-In bonding technique with the advantages of low temperature bonding and high working temperature was used to join the LED and 4-inch silicon (Si) wafer together. We investigated and evaluated the metallization scheme quality using transmission electron microscopy (TEM) combined with energy dispersive X-ray (EDX) spectroscopy and X-ray photoelectron spectroscopy (XPS). To obtain reliable metallization scheme for the long-term stability of V-LEDs, we proposed that depositing the Pt/Ti film around the compressed Ag/TiW film to protect it from environmentally assisted fracture. Current crowding around n-electrode in V-LEDs was numerically investigated and a SiO2 current blocking layer (CBL) was incorporated to mitigate the current crowding. Finally, the influence of surface roughening by wet chemical etching on the emission property of V-LEDs was studied by finite difference time domain (FDTD) method.

2. Experimental

Figure 1 shows the fabrication process of V-LEDs. The V-LED epilayers were grown on 4-inch c-plane hemispherical patterned sapphire substrate (PSS) using metal-organic chemical vapor deposition (MOCVD) method. LED epitaxial structures consisted of a 30-nm-thick low-temperature GaN nucleation layer, a 2.5-μm-thick undoped GaN buffer layer, a 3.0-μm-thick n-GaN layer, a 200-nm-thick InGaN/GaN superlattice as strain release layer, a 12-pair InGaN (3 nm)/GaN (10 nm) multiple quantum wells (MQWs) active region, a 48-nm-thick p-AlGaN/GaN superlattice electron blocking layer, and a 110-nm-thick Mg-doped p-GaN layer. After the MOCVD process, inductively coupled plasma (ICP) etching was used to create channels for electric isolation. A square mesa structure with size of 1 mm × 1 mm was defined after the ICP etching. A SiO2 CBL (80 nm) was deposited by plasma enhanced chemical vapor deposition (PECVD) on the entire p-GaN and then patterned with a width of 15 μm by a combination of photolithographic and BOE wet-etching processes. A 100-nm-thick Ag film was deposited on the p-GaN as metal reflector by ion beam sputtering system under a base pressure of 5 × 10−5 Torr. To enhance the thermal stability of Ag-based Ohmic contacts [17,18], TiW alloys as diffusion barrier were deposited onto Ag film by sputtering with an Ar pressure of 5 × 10−5 Torr. 5-pair Pt/Ti capping layers were subsequently deposited on the TiW alloys by electron beam deposition. Rapid thermal annealing at 600°C to promote the Ag/GaN Ohmic contact was performed after the deposition of Pt/Ti capping layers. Ti/Pt/Au multilayers were deposited on the p-Si wafer and Ti/Pt capping layers respectively to ensure good Ohmic contact with the p-Si wafer after bonding. This was followed by the thermal evaporation of bonding layer, a 2.5-μm-thick In layer, onto the p-Si wafer. After completing the above processes, the whole LED wafer was bonded to the p-Si wafer by thermal compression at 230°C. Laser lift-off (LLO) process using a 248 nm KrF excimer laser was performed to separate the sapphire substrate from the GaN epilayers and expose the undoped GaN layer, and the undoped GaN layer was removed to expose n-GaN surface through the following inductively coupled plasma (ICP) etching process. The LEDs were then dipped into KOH or H3PO4 solution to texture the n-GaN surface for improving light extraction efficiency (LEE). Finally, Cr/Pt/Au multilayers were deposited on the textured n-GaN surface and the backside of p-Si wafer respectively to form the p- and n- electrodes. The n-contact fingers were set to have a width of 12 μm. Figure 1(i) showed the photograph of fabricated V-LEDs on 4-inch Si wafer. The colorful patterns observed in the photograph was due to thin-film interference effect. L-LEDs with the same mesa size were fabricated and characterized for comparison. The detailed fabrication process of L-LEDs can be found in our previous work [9].

 figure: Fig. 1

Fig. 1 Schematic illustration of the fabrication process of V-LEDs: (a) MOCVD growth of LED epitaxial layers; (b) Defining the SiO2 CBL; (c) Deposition of the metallization scheme and bonding to a Si wafer; (d) LLO to separate the sapphire substrate from the GaN epilayers; (e) ICP etching to expose the n-GaN layer; (f) Deposition of p- and n- electrodes. (g) SEM image of the exposed n-GaN surface with hemispherical dimples after LLO and ICP etching. (h) Cross-section SEM image of V-LEDs bonded on Si wafer. (i) Photograph of fabricated V-LEDs on 4-inch Si wafer.

Download Full Size | PDF

3. Results and discussion

To investigated the quality of metallization scheme, TEM combined with EDX spectroscopy analysis was carried out. Figure 2(a) shows the cross-section TEM image of the V-LED. The vertical lines marked as L1 and L2 in the TEM image denoted the bonding interface and protective layers, respectively. EDX line scanning was performed along the vertical lines to obtain the elemental concentration profile. Figure 2(b) shows the EDX line scanning result along L1. Except for acting as an adhesion layer to the p-Si wafer, the Ti film also effectively functioned as barrier layer against Pt penetration and subsequent Au/Si interaction according to the elemental concentration profile. While there was O concentration peak at the Si/Ti interface, the passivating effect on Si/Ti Ohmic contact by interfacial oxides was negligible here. The proposed explanation is that the Ti can react with the oxide forming Ti oxides plus silicon and possibly Ti silicide [19], which permitted reasonably intimate contact between the Ti and Si as indicated in Fig. 2(b). The intermixing of Ti and Si removed the passivating effect of the Si-O bonding or the fixed oxide charge, resulting in a low Schottky barrier height. According to Fig. 2(c), the atomic ratio of Au/In in the bonding layer was about 1/1.87, suggesting that the bonding layer formed by the solid-liquid interdiffusion was a mixture of AuIn and AuIn2 [20]. Since the bonding was achieved at 230°C, far below the melting point of the final alloy (about 456°C), the residual stresses that form upon cooling of the bonding structure to room temperature will be smaller. The Ag concentration steadily kept at over 90% for about 80 nm along the scanning path and declined steeply at the Ag/TiW interface, demonstrating that a high-purity Ag reflective layer was preserved by the TiW barrier layer. To investigate the possible band bending at the Ag/GaN interface caused by interface states, XPS measurement was carried out and discussed below. Figure 3 shows the XPS Ga 3d core level spectra obtained from the interface region of Ag/p-GaN before and after thermal annealing at 600 °C. Thermal annealing treatment caused the Ga 3d core level shifts toward the lower binding-energy side by 0.15 eV, which revealed that the surface Fermi level moved toward the valence band edge after thermal annealing [21,22]. Following the reduced downward surface band bending, the Schottky barrier height between Ag and p-GaN decreased in the annealed sample, leading to a better p-type contact.

 figure: Fig. 2

Fig. 2 (a) Cross-section TEM image of the fabricated V-LED. The red lines marked as L1 and L2 in the image denoted the EDX line scanning path. (b) The element concentration profile obtained from EDX line scanning along L1. (c) The element concentration profile obtained from EDX line scanning along L2.

Download Full Size | PDF

 figure: Fig. 3

Fig. 3 The XPS spectra of Ga 3d core level obtained from the interface region of Ag/p-GaN samples before and after thermal annealing.

Download Full Size | PDF

Residual stress is generally involved in the sputter-deposited W film, which changes from compressive to tensile on increasing the working-gas pressure [23]. In our experiment, the TiW film sputter-deposited under low Ar pressure retained high compressive stress. The compressive stress was caused by the lattice expansion, which arose from incorporated energetic working gas particles (neutralized and reflected ions at the cathode) bombarding the growing films [23,24]. Such high residual compressive stress is detrimental to the reliability of TiW film. Following Griffith”s criterion, delamination occurs once the strain energy release rate exceeds the interfacial toughness [25]. However, the interfacial toughness would be deteriorated by the environmental humidity while the mechanical energy of the film remains the same, leading to the buckling and delamination of TiW film [26]. Figure 4(a) shows the optical microscope image of conventional multilayer metallization stacks without lateral protection suffering from moisture in the air. Telephone cord buckles were observed, which could be viewed as a form of environmentally assisted fracture [27]. Therefore, it is essential to protect the Ag/TiW interface from environmental humidity for the reliability of multilayer metallization scheme. In this work, we deposited the Pt/Ti capping layers surrounding the Ag/TiW films as the inset scheme illustrated in Fig. 4(b) to protect the interface from environmental humidity. After undergoing the same environment, no buckle was observed in the optical microscope image of multilayer metallization scheme with lateral protection as shown in Fig. 4(b).

 figure: Fig. 4

Fig. 4 Optical microscope images of different metallization scheme designs suffering from moisture in the air: (a) Conventional multilayer metallization stacks without lateral protection; (b) Multilayer metallization stacks with Pt/Ti capping layers surrounding the Ag/TiW films.

Download Full Size | PDF

Light absorption by the metal contacts is one of the optical loss sources in LEDs [28]. Photons generated around the electrodes suffer from a high risk of being shaded and absorbed by the electrodes. However, most of current is crowded in proximity of the electrodes due to the nonideal conductivity of the semiconductor layers, leading to a localization of emission around the electrode pads [29,30]. Furthermore, current crowding results in a stronger self-heating effect on the p-n junction, inducing the decrease in internal quantum efficiency (IQE) [31]. The current density distribution in the active layers of V-LEDs was theoretically studied using the commercial SimuLED software (STR, Inc.) as shown in Fig. 5(b). To illustrate the advantages of V-LEDs in current spreading, the simulation result of L-LED was also provided for comparison. For the L-LED under 350 mA injection current, the current was notably crowded around the p-contact electrode, presenting a much non-uniform current density distribution in the active region. V-LEDs under the same condition gave a relatively uniform current distribution compared to the L-LED, while current crowding around the opaque n-electrode in V-LEDs remained a problem. The current crowding around n-electrode is the result of small top n-contacts and large backside Ag-based p-contacts in V-LEDs [29], which can be mitigated through the use of a SiO2 CBL as shown in Figs. 5(b) and 5(c). V-LEDs with SiO2 CBL showed significantly reduced current density beneath the opaque n-electrode and improved current density away from the n-electrode.

 figure: Fig. 5

Fig. 5 (a) Optical microscope images of the L-LED and V-LED. (b) Simulated current density distribution in the active layers of L-LED, V-LED and V-LED with SiO2 CBL. (c) Calculated current density profiles along the dotted line in Fig. 5(b).

Download Full Size | PDF

Owing to the large difference between the refractive indices of GaN and air, the critical angle for light escaping from GaN into air is small, which results in a small chance for light propagating into the escape cone before being absorbed by active layers or electrodes in V-LEDs. Roughening the emitting surface of V-LEDs is an efficient method for improving LEE since the roughened surface can increase the probability of light propagating into the escape cone and scatters the light outward [28]. The advantage of V-LEDs in roughening the emitting surface lies on that their emitting surface with N-polar GaN exposed can be easily roughened in KOH or H3PO4 etchant. Figures 6(a) and 6(b) showed the roughened surface morphology of V-LEDs after wet etching using KOH or H3PO4 solution, respectively. Highly integrated surface textures consisted of periodic hemispherical dimples and hexagonal pyramids was observed after wet etching using KOH solution. The hemispherical dimples were formed after the removal of PSS by LLO process, which transfers the hemispherical dimples to the surface of LEDs [32]. KOH wet etching was then used to create irregularly distributed hexagonal pyramids structures across the whole surface, resulting in the highly integrated surface textures. For the sample with H3PO4 wet etching, the hemispherical dimples disappeared and only dodecagonal pyramid structures with a rather low density were left on the surface. To show the superior light extraction ability of V-LEDs with roughened surface, we numerically calculated and compared the far-field radiation patterns of a flat-surface L-LED and a V-LED with integrated surface textures created by KOH wet etching using FDTD method. The simulation models of L-LED and V-LED were set with the same scale and equal number of dipole sources were respectively placed in the middle of active layer. The far-field radiation pattern of flat-surface L-LED presented several discrete emission peaks with high symmetry as shown in Fig. 6(c), which arose from the interface effects within the vertical GaN cavity sandwiched between mirrors made of GaN/metal and GaN/air [33]. For the V-LED with integrated surface textures created by KOH wet etching, its far-field radiation pattern showed significantly improved radiation intensity and broader distribution. Moreover, the symmetry of far-field radiation pattern was destroyed owing to light scattering at the roughened GaN/air interface. Therefore, the simulated far-field radiation patterns clearly indicated that the roughened surface not only reduces the Fresnel reflection but also scatters the light outward with a broad distribution, which lead to improved LEE.

 figure: Fig. 6

Fig. 6 (a) SEM image of the textured surface of V-LEDs after wet etching using KOH solution. (b) SEM image of the textured surface of V-LEDs after wet etching using H3PO4 solution. (c) Simulated far-field radiation patterns of L-LEDs. (d) Simulated far-field radiation patterns of V-LEDs with integrated surface textures created by KOH wet etching.

Download Full Size | PDF

Figure 7(a) shows the I-V profiles of fabricated L-LEDs and V-LEDs. We can observe that the forward voltage was much smaller in the case of V-LEDs under the same injection current. For example, at an injection current of 350 mA, the forward voltages for L-LEDs and V-LEDs were 3.52 and 2.87 V, respectively. This was mainly due to that the vertical current injection path in V-LEDs has lower series resistance than that of the lateral current path. Figure 7(b) showed the measured L-I curves of L-LEDs and V-LEDs. In the low injection current region (<100 mA), the LOP of V-LEDs showed an almost linear increase tendency and was slightly higher than that of L-LEDs. At higher injection current, the LOP of L-LEDs was greatly surpassed by the LOP of V-LEDs. Moreover, the LOP of L-LEDs saturated at ~320 mA while the LOP of V-LEDs increased steadily with the increase of injection current and showed no saturation up to 1300 mA. The absence of premature LOP saturation in V-LEDs was attributed to reduced current crowding and enhanced heat dissipating compared to L-LEDs [34]. Under 350 mA injection current, V-LEDs achieved a LOP of 501 mW. In comparison, Zhang et al. reported an excellent LOP of ~450 mW at 350 mA for GaN-based blue V-LEDs on Si substrate [35]. The higher LOP demonstrated in this work confirmed that integrating the optimized metallization scheme, SiO2 CBL and surface texturing by KOH wet etching is an effective approach to higher performance V-LEDs.

 figure: Fig. 7

Fig. 7 (a) I-V profiles of fabricated L-LEDs and V-LEDs. (b) L-I characteristics of the fabricated L-LEDs and V-LEDs.

Download Full Size | PDF

We performed high temperature–humidity aging test to study the reliability of V-LEDs that integrate the optimized metallization scheme, SiO2 CBL and surface texturing by KOH wet etching. Two groups of V-LEDs, that adopted the metallization scheme design of Ag/TiW films with and without lateral protection as illustrated in Fig. 4, are investigated. During the aging test, V-LEDs were placed into a life-test humidity chamber and stressed under the constant condition of 85°C and 85% RH. The samples were taken out from the chamber at a series of predefined aging time for LOP measurements at 350 mA. Figure 8 shows the LOP maintenance of V-LEDs after prolonged high temperature–humidity aging test. V-LEDs adopting the metallization scheme design of Ag/TiW films with lateral protection exhibited negligible optical degradation even after an aging time of 1008 h, demonstrating a superior reliability. However, V-LEDs adopting the metallization scheme design of Ag/TiW films without lateral protection suffered a sustained degradation as aging time prolonged, which is likely the result of deteriorated Ohmic contact caused by the environmentally assisted facture of Ag/TiW films.

 figure: Fig. 8

Fig. 8 LOP maintenance of V-LEDs after prolonged high temperature–humidity aging test.

Download Full Size | PDF

4. Conclusion

In conclusion, we presented our exploration for fabricating high-power and reliable V-LEDs. We demonstrated that our metallization scheme design is reasonable for application in high-power V-LEDs. Depositing the Pt/Ti protective layers surrounding the Ag/TiW films to protect the interface from environmental humidity was proposed and demonstrated an effective method. The advantages of V-LEDs in current spreading and surface roughening were demonstrated thorough a comparative study of V-LEDs and L-LEDs. High-power V-LEDs was achieved through the combination of well-designed metallization scheme, SiO2 CBL and highly integrated surface textures created by KOH wet etching.

Appendix

Figure 9 shows the typical I-V characteristics of indium-tin oxide (ITO) contact to p-GaN, Ag/TiW contact to p-GaN and Cr/Pt/Au contact to n-GaN. The linear I-V characteristics of all these contacts demonstrated the good Ohmic behaviors of p-contact and n-contact used in this work. Specific contact resistances measured using circular transfer length method (CTLM) are 1.03×10−4, 8.41×10−2 and 1.61×10−6 Ω cm2 for ITO contact to p-GaN, Ag/TiW contact to p-GaN and Cr/Pt/Au to n-GaN, respectively.

 figure: Fig. 9

Fig. 9 (a) I-V characteristics of ITO contact to p-GaN, Ag/TiW contact to p-GaN. (b) I-V characteristics of Cr/Pt/Au to n-GaN.

Download Full Size | PDF

Funding

National Key R&D Program of China (2017YFB1104900); National Natural Science Foundation of China (51675386, 51775387); Hubei Province Science Fund for Distinguished Young Scholars (2018CFA091).

References

1. P. Pust, P. J. Schmidt, and W. Schnick, “A revolution in lighting,” Nat. Mater. 14(5), 454–458 (2015). [CrossRef]   [PubMed]  

2. M. H. Crawford, “LEDs for Solid-State Lighting: Performance Challenges and Recent Advances,” IEEE J. Sel. Top. Quantum Electron. 15(4), 1028–1040 (2009). [CrossRef]  

3. H. Jia, L. Guo, W. Wang, and H. Chen, “Recent Progress in GaN-Based Light-Emitting Diodes,” Adv. Mater. 21(45), 4641–4646 (2009). [CrossRef]  

4. Y. Muramoto, M. Kimura, and S. Nouda, “Development and future of ultraviolet light-emitting diodes: UV-LED will replace the UV lamp,” Semicond. Sci. Technol. 29(8), 084004 (2014). [CrossRef]  

5. S. Zhou, H. Xu, H. Hu, C. Gui, and S. Liu, “High quality GaN buffer layer by isoelectronic doping and its application to 365 nm InGaN/AlGaN ultraviolet light-emitting diodes,” Appl. Surf. Sci. 471, 231–238 (2019). [CrossRef]  

6. J. T. Oh, Y. T. Moon, D. S. Kang, C. K. Park, J. W. Han, M. H. Jung, Y. J. Sung, H. H. Jeong, J. O. Song, and T. Y. Seong, “High efficiency ultraviolet GaN-based vertical light emitting diodes on 6-inch sapphire substrate using ex-situ sputtered AlN nucleation layer,” Opt. Express 26(5), 5111–5117 (2018). [CrossRef]   [PubMed]  

7. B. Tang, J. Miao, Y. Liu, H. Wan, N. Li, S. Zhou, and C. Gui, “Enhanced Light Extraction of Flip-Chip Mini-LEDs with Prism-Structured Sidewall,” Nanomaterials (Basel) 9(3), 319 (2019). [CrossRef]   [PubMed]  

8. S. H. Oh, T. H. Lee, K.-R. Son, and T. G. Kim, “Fabrication of HfO2/TiO2–based conductive distributed Bragg reflectors: Its application to GaN-based near-ultraviolet micro-light-emitting diodes,” J. Alloys Compd. 773, 490–495 (2019). [CrossRef]  

9. S. Zhou, S. Yuan, Y. Liu, L. J. Guo, S. Liu, and H. Ding, “Highly efficient and reliable high power LEDs with patterned sapphire substrate and strip-shaped distributed current blocking layer,” Appl. Surf. Sci. 355, 1013–1019 (2015). [CrossRef]  

10. R. F. Karlicek, “Emerging System Level Applications for LED Technology,” in III-Nitride Based Light Emitting Diodes and Applications, (Springer Singapore, 2017).

11. M. A. Khan, H. Chen, J. Qu, P. W. Trimby, S. Moody, Y. Yao, S. P. Ringer, and R. Zheng, “Insights into the Silver Reflection Layer of a Vertical LED for Light Emission Optimization,” ACS Appl. Mater. Interfaces 9(28), 24259–24272 (2017). [CrossRef]   [PubMed]  

12. C. Chu, C. Cheng, W. Liu, J. Chu, F. Fan, H. Cheng, T. Doan, and C. A. Tran, “High Brightness GaN Vertical Light-Emitting Diodes on Metal Alloy for General Lighting Application,” Proc. IEEE 98(7), 1197–1207 (2010). [CrossRef]  

13. A. I. Zhmakin, “Enhancement of light extraction from light emitting diodes,” Phys. Rep. 498, 189–241 (2011). [CrossRef]  

14. J. Han, D. Lee, B. Jin, H. Jeong, J.-O. Song, and T.-Y. Seong, “Optimizing n-type contact design, and chip size for high-performance indium gallium nitride/gallium nitride-based thin-film vertical light-emitting diode,” Mater. Sci. Semicond. Process. 31, 153–159 (2015). [CrossRef]  

15. D.-S. Wuu, S.-C. Hsu, S.-H. Huang, C.-C. Wu, C.-E. Lee, and R.-H. Horng, “GaN/Mirror/Si Light-Emitting Diodes for Vertical Current Injection by Laser Lift-Off and Wafer Bonding Techniques,” Jpn. J. Appl. Phys. 43(8A8R), 5239–5242 (2004). [CrossRef]  

16. L. Wang, E. Guo, Z. Liu, X. Yi, and G. Wang, “High-Performance Nitride Vertical Light-Emitting Diodes Based on Cu Electroplating Technical Route,” IEEE Trans. Electron Dev. 63(3), 892–902 (2016). [CrossRef]  

17. N. Hasanov, B. Zhu, V. K. Sharma, S. Lu, Y. Zhang, W. Liu, S. T. Tan, X. W. Sun, and H. V. Demir, “Improved performance of InGaN/GaN flip-chip light-emitting diodes through the use of robust Ni/Ag/TiW mirror contacts,” J. Vac. Sci. Technol. B 34(1), 011209 (2016). [CrossRef]  

18. S. Zhou, X. Liu, H. Yan, Z. Chen, Y. Liu, and S. Liu, “Highly efficient GaN-based high-power flip-chip light-emitting diodes,” Opt. Express 27(12), A669–A692 (2019). [CrossRef]   [PubMed]  

19. M. A. Taubenblatt, D. Thomson, and C. R. Helms, “Interface effects in titanium and hafnium Schottky barriers on silicon,” Appl. Phys. Lett. 44(9), 895–897 (1984). [CrossRef]  

20. C. C. Lee, C. Y. Wang, and G. Matijasevic, ““Au-In bonding below the eutectic temperature,” IEEE Trans. Compon., Hybrids, Manuf. Technol. 16(3), 311–316 (1993).

21. D.-S. Leem, T.-W. Kim, T. Lee, J.-S. Jang, Y.-W. Ok, and T.-Y. Seong, “Formation mechanism of cerium oxide-doped indium oxide/Ag Ohmic contacts on p-type GaN,” Appl. Phys. Lett. 89(26), 262115 (2006). [CrossRef]  

22. D.-H. Kim, W. C. Lim, J.-S. Park, and T.-Y. Seong, “Highly thermally stable Pd/Zn/Ag ohmic contact to Ga-face p-type GaN,” J. Alloys Compd. 588, 327–331 (2014). [CrossRef]  

23. M. Itoh, M. Hori, and S. Nadahara, “The Origin of Stress in Sputter-Deposited Tungsten Films for X-Ray Masks,” J. Vac. Sci. Technol. B 9(1), 149–153 (1991). [CrossRef]  

24. V. G. Glebovsky, V. Y. Yaschak, V. V. Baranov, and E. L. Sackovich, “Properties of titanium-tungsten thin films obtained by magnetron sputtering of composite cast targets,” Thin Solid Films 257(1), 1–6 (1995). [CrossRef]  

25. A. A. Griffith and G. I. Taylor, “VI. The phenomena of rupture and flow in solids,” Philos. Trans. R. Soc. Lond. A 221(582-593), 163–198 (1921). [CrossRef]  

26. P. Waters and A. A. Volinsky, “Stress and Moisture Effects on Thin Film Buckling Delamination,” Exp. Mech. 47(1), 163–170 (2007). [CrossRef]  

27. J.-Y. Faou, G. Parry, S. Grachev, and E. Barthel, “How Does Adhesion Induce the Formation of Telephone Cord Buckles?” Phys. Rev. Lett. 108(11), 116102 (2012). [CrossRef]   [PubMed]  

28. C. L. Keraly, L. Kuritzky, M. Cochet, and C. Weisbuch, “Ray Tracing for Light Extraction Efficiency (LEE) Modeling in Nitride LEDs,” in III-Nitride Based Light Emitting Diodes and Applications (Springer Singapore, 2017).

29. J. H. Son, B. J. Kim, C. J. Ryu, Y. H. Song, H. K. Lee, J. W. Choi, and J. L. Lee, “Enhancement of wall-plug efficiency in vertical InGaN/GaN LEDs by improved current spreading,” Opt. Express 20, A287–A292 (2012). [CrossRef]   [PubMed]  

30. S. Singh, A. D. S. Nandini, S. Pal, and C. Dhanavantri, “Enhancement of light extraction efficiency of vertical LED with patterned graphene as current spreading layer,” Superlattices Microstruct. 89, 89–96 (2016). [CrossRef]  

31. K. A. Bulashevich, I. Y. Evstratov, V. F. Mymrin, and S. Y. Karpov, “Current spreading and thermal effects in blue LED dice,” Phys. Status Solidi., C Curr. Top. Solid State Phys. 4(1), 45–48 (2007). [CrossRef]  

32. T. M. Chang, H. K. Fang, C. Liao, W. Y. Hsu, and Y. S. Wu, “Laser Lift-Off Mechanisms of GaN Epi-Layer Grown on Pattern Sapphire Substrate,” ECS J. Solid State Sci. Technol. 4(2), R20–R22 (2015). [CrossRef]  

33. T. Fujii, Y. Gao, R. Sharma, E. L. Hu, S. P. DenBaars, and S. Nakamura, “Increase in the extraction efficiency of GaN-based light-emitting diodes via surface roughening,” Appl. Phys. Lett. 84(6), 855–857 (2004). [CrossRef]  

34. V. K. Malyutenko, S. S. Bolgov, and A. N. Tykhonov, “Research on Electrical Efficiency Degradation Influenced by Current Crowding in Vertical Blue InGaN-on-SiC Light-Emitting Diodes,” IEEE Photonics Technol. Lett. 24(13), 1124–1126 (2012). [CrossRef]  

35. Z. Zhang, F. Gao, Y. Zhang, and G. Li, “Impact of Silver Surface Morphology on the Wall Plug Efficiency of Blue Vertical Light-Emitting Diodes,” IEEE Trans. Electron Dev. 66(6), 2643–2650 (2019). [CrossRef]  

Cited By

Optica participates in Crossref's Cited-By Linking service. Citing articles from Optica Publishing Group journals and other participating publishers are listed here.

Alert me when this article is cited.


Figures (9)

Fig. 1
Fig. 1 Schematic illustration of the fabrication process of V-LEDs: (a) MOCVD growth of LED epitaxial layers; (b) Defining the SiO2 CBL; (c) Deposition of the metallization scheme and bonding to a Si wafer; (d) LLO to separate the sapphire substrate from the GaN epilayers; (e) ICP etching to expose the n-GaN layer; (f) Deposition of p- and n- electrodes. (g) SEM image of the exposed n-GaN surface with hemispherical dimples after LLO and ICP etching. (h) Cross-section SEM image of V-LEDs bonded on Si wafer. (i) Photograph of fabricated V-LEDs on 4-inch Si wafer.
Fig. 2
Fig. 2 (a) Cross-section TEM image of the fabricated V-LED. The red lines marked as L1 and L2 in the image denoted the EDX line scanning path. (b) The element concentration profile obtained from EDX line scanning along L1. (c) The element concentration profile obtained from EDX line scanning along L2.
Fig. 3
Fig. 3 The XPS spectra of Ga 3d core level obtained from the interface region of Ag/p-GaN samples before and after thermal annealing.
Fig. 4
Fig. 4 Optical microscope images of different metallization scheme designs suffering from moisture in the air: (a) Conventional multilayer metallization stacks without lateral protection; (b) Multilayer metallization stacks with Pt/Ti capping layers surrounding the Ag/TiW films.
Fig. 5
Fig. 5 (a) Optical microscope images of the L-LED and V-LED. (b) Simulated current density distribution in the active layers of L-LED, V-LED and V-LED with SiO2 CBL. (c) Calculated current density profiles along the dotted line in Fig. 5(b).
Fig. 6
Fig. 6 (a) SEM image of the textured surface of V-LEDs after wet etching using KOH solution. (b) SEM image of the textured surface of V-LEDs after wet etching using H3PO4 solution. (c) Simulated far-field radiation patterns of L-LEDs. (d) Simulated far-field radiation patterns of V-LEDs with integrated surface textures created by KOH wet etching.
Fig. 7
Fig. 7 (a) I-V profiles of fabricated L-LEDs and V-LEDs. (b) L-I characteristics of the fabricated L-LEDs and V-LEDs.
Fig. 8
Fig. 8 LOP maintenance of V-LEDs after prolonged high temperature–humidity aging test.
Fig. 9
Fig. 9 (a) I-V characteristics of ITO contact to p-GaN, Ag/TiW contact to p-GaN. (b) I-V characteristics of Cr/Pt/Au to n-GaN.
Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All rights reserved, including rights for text and data mining and training of artificial technologies or similar technologies.