Abstract
We present a hardware architecture for generating Fresnel holograms for 3D holography on a small scale field-programmable gate arrays. Our hardware implementation can achieve similar performance to a high-end CPU enabled software implementation.
© 2020 The Author(s)
PDF Article | Presentation VideoMore Like This
P.W.M. Tsang, J.P. Liu, T.C. Poon, and K.W.K. Cheung
DWC2 Digital Holography and Three-Dimensional Imaging (DH) 2009
Aitor López, Daniel Pérez, Prometheus Das Mahapatra, and José Capmany
JTh2B.26 CLEO: Applications and Technology (CLEO:A&T) 2020
Xuemei Cao, Xinzhu Sang, Zhidong Chen, Junmin Leng, and Ming Zhang
AF2H.6 Asia Communications and Photonics Conference (ACP) 2013